Electronic Components Datasheet Search
MCF5272VM66 Datasheet(PDF) 7 Page - Freescale Semiconductor, Inc
FREESCALE [Freescale Semiconductor, Inc]
MCF5272VM66 Datasheet(HTML) 7 Page - Freescale Semiconductor, Inc
/ 12 page
MCF5272 Integrated Microprocessor Product Brief
Test Access Port
For system diagnostics and manufacturing testing, the MCF5272 includes user-accessible test logic that
complies with the IEEE 1149.1 standard for boundary scan testing, often referred to as JTAG (Joint Test
Action Group). The IEEE 1149.1 Standard provides more information.
This section presents issues to consider when designing with the MCF5272. It describes differences
between the MCF5272 (core and peripherals) and various other standard components that are replaced by
moving to an integrated device like the MCF5272.
System Bus Conﬁguration
The MCF5272 has ﬂexibility in its system bus interfacing due to the dynamic bus sizing feature in which
32-,16-, and 8-bit data bus sizes are programmable on a per-chip select basis. The programmable nature of
the strobe signals (including OE/RD, R/W, BS[3:0], and CSn) should ensure that external decode logic is
minimal or nonexistent. Conﬁguration software is required upon power-on reset before chip-selected
devices can be used, except for chip select 0 (CS0), which is active after power-on reset until programmed
otherwise. BUSW1 and BUSW0 select the initial data bus width for CS0 only. A wake-up from sleep mode
or a restart from stop mode does not require reconﬁguration of the chip select registers or other system
This section describes features peculiar to the MCF5272.
Physical Layer Interface Controller (PLIC)
The physical layer interface controller (PLIC) allows the MCF5272 to connect at a physical level with
external CODECs and other peripheral devices that use either the general circuit interface (GCI), or
interchip digital link (IDL), physical layer protocols. This module is primarily intended to facilitate designs
that include ISDN interfaces.
Pulse-Width Modulation (PWM) Unit
The PWM unit is intended for use in control applications. With a suitable low-pass ﬁlter, it can be used as
a digital-to-analog converter. This module generates a synchronous series of pulses. The duty cycle of the
pulses is under software control.
Its main features include the following:
Double-buffered width register
Three identical, independent PWM modules
Byte-wide width register provides programmable control of duty cycle.
The PWM implements a simple free-running counter with a width register and comparator such that the
output is cleared when the counter exceeds the value of the width register. When the counter wraps around,
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Does ALLDATASHEET help your business so far?
[ DONATE ]
All Rights Reserved©
| English :
| Chinese :
| German :
| Japanese :
| Korean :
| Spanish :
| French :
| Italian :
| Polish :
| Vietnamese :