Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

MCF5272VM66 Datasheet(PDF) 5 Page - Freescale Semiconductor, Inc

Part No. MCF5272VM66
Description  This document provides an overview of the MCF5272 microprocessor features, including the major functional components.
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MCF5272VM66 Datasheet(HTML) 5 Page - Freescale Semiconductor, Inc

  MCF5272VM66 Datasheet HTML 1Page - Freescale Semiconductor, Inc MCF5272VM66 Datasheet HTML 2Page - Freescale Semiconductor, Inc MCF5272VM66 Datasheet HTML 3Page - Freescale Semiconductor, Inc MCF5272VM66 Datasheet HTML 4Page - Freescale Semiconductor, Inc MCF5272VM66 Datasheet HTML 5Page - Freescale Semiconductor, Inc MCF5272VM66 Datasheet HTML 6Page - Freescale Semiconductor, Inc MCF5272VM66 Datasheet HTML 7Page - Freescale Semiconductor, Inc MCF5272VM66 Datasheet HTML 8Page - Freescale Semiconductor, Inc MCF5272VM66 Datasheet HTML 9Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
MCF5272 Integrated Microprocessor Product Brief
MCF5272 Architecture
decrement and branch, integer division, and integer multiply with a 64-bit result. Also, four indirect
addressing modes have been eliminated.
The ColdFire 2 core incorporates a complete debug module that provides real-time trace, background debug
mode, and real-time debug support.
System Integration Module (SIM)
The MCF5272 SIM provides the external bus interface for the ColdFire 2 architecture. It also eliminates
most or all of the glue logic that typically supports the microprocessor and its interface with the peripheral
and memory system. The SIM provides programmable circuits to perform address-decoding and chip
selects, wait-state insertion, interrupt handling, clock generation, discrete I/O, and power management
External Bus Interface
The external bus interface (EBI) handles the transfer of information between the internal core and memory,
peripherals, or other processing elements in the external address space.
Chip Select and Wait State Generation
Programmable chip select outputs provide signals to enable external memory and peripheral circuits,
providing all handshaking and timing signals for automatic wait-state insertion and data bus sizing.
Base memory address and block size are programmable, with some restrictions. For example, the starting
address must be on a boundary that is a multiple of the block size. Each chip select is general purpose;
however, any one of the chip selects can be programmed to provide read and write enable signals suitable
for use with most popular static RAMs and peripherals. Data bus width (8-bit, 16-bit, or 32-bit) is
programmable on all chip selects, and further decoding is available for protection from user mode access or
read-only access.
System Configuration and Protection
The SIM provides configuration registers that allow general system functions to be controlled and
monitored. For example, all on-chip registers can be relocated as a block by programming a module base
address, power management modes can be selected, and the source of the most recent RESET or BERR can
be checked. The hardware watchdog features can be enabled or disabled, and the bus time-out period can
be programmed.
A software watchdog timer is also provided for system protection. If programmed, the timer causes a reset
to the MCF5272 if it is not refreshed periodically by software.
Power Management
The sleep and stop power management modes reduce power consumption by allowing software to shut
down the core, peripherals, or the whole device during inactive periods. To reduce power consumption
further, software can individually disable internal clocks to the on-chip peripheral modules. The
power-saving modes are described as follows:
Sleep mode uses interrupt control logic to allow any interrupt condition to wake the processor. As
the MCF5272 is fully static, sleep mode is simply the disabling of the core’s clock after the current
instruction completes. An interrupt from any internal or external source causes on-chip power
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn