Electronic Components Datasheet Search |
|
MT46V32M16P-5BJ Datasheet(PDF) 29 Page - Micron Technology |
|
MT46V32M16P-5BJ Datasheet(HTML) 29 Page - Micron Technology |
29 / 93 page PDF: 09005aef80a1d9d4/Source: 09005aef82a95a3a Micron Technology, Inc., reserves the right to change products or specifications without notice. DDR_x4x8x16_Core2.fm - 512Mb DDR: Rev. O; Core DDR Rev. D 2/11 EN 29 ©2000 Micron Technology, Inc. All rights reserved. 512Mb: x4, x8, x16 DDR SDRAM Electrical Specifications – DC and AC Table 22: Electrical Characteristics and Recommended AC Operating Conditions (-6T) Notes: 1–6, 16–18, 34 apply to the entire table; Notes appear on page 37; 0°C ≤ T A ≤ +70°C; VDDQ = +2.5V ±0.2V, VDD = +2.5V ±0.2V AC Characteristics -6T (TSOP) Units Notes Parameter Symbol Min Max Access window of DQ from CK/CK# tAC –0.70 +0.70 ns CK high-level width tCH 0.45 0.55 tCK 31 Clock cycle time CL = 2.5 tCK (2.5) 6 13 ns 46, 52 CL = 2 tCK (2) 7.5 13 ns 46, 52 CK low-level width tCL 0.45 0.55 tCK 31 DQ and DM input hold time relative to DQS tDH 0.45 – ns 27, 32 DQ and DM input pulse width (for each input) tDIPW 1.75 – ns 32 Access window of DQS from CK/CK# tDQSCK –0.6 +0.6 ns DQS input high pulse width tDQSH 0.35 – tCK DQS input low pulse width tDQSL 0.35 – tCK DQS–DQ skew, DQS to last DQ valid, per group, per access tDQSQ – 0.45 ns 26, 27 WRITE command to first DQS latching transition tDQSS 0.75 1.25 tCK DQ and DM input setup time relative to DQS tDS 0.45 – ns 27, 32 DQS falling edge from CK rising - hold time tDSH 0.2 – tCK DQS falling edge to CK rising - setup time tDSS 0.2 – tCK Half-clock period tHP tCH, tCL –ns 35 Data-out High-Z window from CK/CK# tHZ – +0.7 ns 19, 43 Address and control input hold time (fast slew rate) tIH F 0.75 – ns Address and control input hold time (slow slew rate) tIH S 0.8 – ns 15 Address and control input pulse width (for each input) tIPW 2.2 – ns Address and control input setup time (fast slew rate) tIS F 0.75 – ns Address and control input setup time (slow slew rate) tIS S 0.8 – ns 15 Data-out Low-Z window from CK/CK# tLZ –0.7 – ns 19, 43 LOAD MODE REGISTER command cycle time tMRD 12 – ns DQ-DQS hold, DQS to first DQ to go non-valid, per access tQH tHP -tQHS – ns 26, 27 Data hold skew factor tQHS – 0.55 ns ACTIVE-to-READ with auto precharge command tRAP 15 – ns ACTIVE-to-PRECHARGE command tRAS 42 70,000 ns 36, 54 ACTIVE-to-ACTIVE/AUTO REFRESH command period tRC 60 – ns ACTIVE-to-READ or WRITE delay tRCD 15 – ns REFRESH-to-REFRESH command interval tREFC – 70.3 µs 24 Average periodic refresh interval tREFI – 7.8 µs 24 AUTO REFRESH command period tRFC 72 – ns 50 PRECHARGE command period tRP 15 – ns DQS read preamble tRPRE 0.9 1.1 tCK 44 DQS read postamble tRPST 0.4 0.6 tCK 44 ACTIVE bank a to ACTIVE bank b command tRRD 12 – ns Terminating voltage delay to VSS tVTD 0 – ns DQS write preamble tWPRE 0.25 – tCK DQS write preamble setup time tWPRES 0 – ns 21, 22 DQS write postamble tWPST 0.4 0.6 tCK 20 |
Similar Part No. - MT46V32M16P-5BJ |
|
Similar Description - MT46V32M16P-5BJ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |