 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
FM24C64 Datasheet(PDF) 6 Page - Fairchild Semiconductor |
|
||||||||||||||||||||||||||||||
FM24C64 Datasheet(HTML) 6 Page - Fairchild Semiconductor |
|
|
6 / 13 page 
6 www.fairchildsemi.com FM24C64 Rev. C SDA SCL Master Transmitter/ Receiver Slave Transmitter/ Receiver Master Transmitter Slave Receiver Master Transmitter/ Receiver VCC VCC Typical System Configuration Note: Due to open drain configuration of SDA and SCL, a bus-level pull-up resistor is called for, (typical value = 4.7k Ω) SDA SCL STOP CONDITION START CONDITION WORD n 8th BIT ACK tWR Write Cycle Timing Note: The write cycle time (t WR) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. |
English ▼
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
