Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

FM24C32U Datasheet(PDF) 1 Page - Fairchild Semiconductor

Part No. FM24C32U
Description  32K-Bit Standard 2-Wire Bus Interface Serial EEPROM
Download  13 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  FAIRCHILD [Fairchild Semiconductor]
Homepage  http://www.fairchildsemi.com
Logo 

FM24C32U Datasheet(HTML) 1 Page - Fairchild Semiconductor

 
Zoom Inzoom in Zoom Outzoom out
 1 / 13 page
background image
1
www.fairchildsemi.com
FM24C32U Rev. A.1
September 2002
© 2001 Fairchild Semiconductor Corporation
FM24C32U – 32K-Bit Standard 2-Wire Bus
Interface Serial EEPROM
General Description
FM24C32U is a 32Kbit CMOS non-volatile serial EEPROM orga-
nized as 4K x 8 bit memory. This device confirms to Extended IIC
2-wire protocol that allows accessing of memory in excess of
16Kbit on an IIC bus. This serial communication protocol uses a
Clock signal (SCL) and a Data signal (SDA) to synchronously
clock data between a master (e.g. a microcontroller) and a slave
(EEPROM). FM24C32U is designed to minimize pin count and
simplify PC board layout requirements.
FM24C32U offers hardware write protection where by the upper
half (upper 16Kbit) of the memory array can be write protected by
connecting WP pin to V
CC. This section of memory then becomes
unalterable until the WP pin is switched to V
SS.
“LZ” and “L” versions of FM24C32U offer very low standby current
making them suitable for low power applications. This device is
offered in both SO and DIP packages.
Fairchild EEPROMs are designed and tested for applications
requiring high endurance, high reliability and low power consump-
tion.
Block Diagram
Features
I Extended operating voltage: 2.7V to 5.5V
I Up to 400 KHz clock frequency at 2.7V to 5.5V
I Low power consumption
— 0.2mA active current typical
—10
µA standby current typical
—1
µA standby current typical (L version)
— 0.1
µA standby current typical (LZ version)
I Schmitt trigger inputs
I 32 byte page write mode
I Self timed write cycle (6ms typical)
I Hardware Write Protection for upper half of the array
I Low V
CC programming lockout for VCC = 5V±10% (“H” option)
— Internal ERASE/WRITE logic is disabled if VCC is below 3.8V
I Endurance: 1 Million data changes
I Data Retention: Greater than 40 years
I Packages: 8-Pin DIP and 8-Pin SO
I Temperature range
— Commercial: 0
°C to +70°C
— Industrial (V): -40
°C to +85°C
— Automotive (E): -40
°C to +125°C
H.V. GENERATION
TIMING &CONTROL
E2PROM
ARRAY
YDEC
DATA REGISTER
XDEC
CONTROL
LOGIC
WORD
ADDRESS
COUNTER
SLAVE ADDRESS
REGISTER &
COMPARATOR
START
STOP
LOGIC
WRITE
LOCKOUT
CK
DIN
R/W
SDA
SCL
WP
VCC
VSS
DOUT
A2
A1
A0


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn