Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ACPL-064L Datasheet(PDF) 15 Page - AVAGO TECHNOLOGIES LIMITED

Part No. ACPL-064L
Description  Ultra Low Power 10 MBd Digital CMOS Optocouplers Low input current: 1.6 mA
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AVAGO [AVAGO TECHNOLOGIES LIMITED]
Direct Link  http://www.avagotech.com
Logo AVAGO - AVAGO TECHNOLOGIES LIMITED

ACPL-064L Datasheet(HTML) 15 Page - AVAGO TECHNOLOGIES LIMITED

Back Button ACPL-064L Datasheet HTML 8Page - AVAGO TECHNOLOGIES LIMITED ACPL-064L Datasheet HTML 9Page - AVAGO TECHNOLOGIES LIMITED ACPL-064L Datasheet HTML 10Page - AVAGO TECHNOLOGIES LIMITED ACPL-064L Datasheet HTML 11Page - AVAGO TECHNOLOGIES LIMITED ACPL-064L Datasheet HTML 12Page - AVAGO TECHNOLOGIES LIMITED ACPL-064L Datasheet HTML 13Page - AVAGO TECHNOLOGIES LIMITED ACPL-064L Datasheet HTML 14Page - AVAGO TECHNOLOGIES LIMITED ACPL-064L Datasheet HTML 15Page - AVAGO TECHNOLOGIES LIMITED ACPL-064L Datasheet HTML 16Page - AVAGO TECHNOLOGIES LIMITED  
Zoom Inzoom in Zoom Outzoom out
 15 / 16 page
background image
15
Glitch Free Power-up and Power-Down Feature.
Upon Powering-up or Powering-down of the optocoupler,
glitches produced in the output are undesirable. Glitches
can lead to false data in the optocoupler application.
ACPL-x6xL has a feature that holds the output in a known
state until VDD is at a safe level. Figure 13 and 14 show
typical output waveforms during Power-up and Power-
down process.
Slew-rate controlled outputs Feature
Typically, the output slew rate (rise and fall time) will vary
with the output load, as more time is needed to charge up
the higher load. The propagation delay and the PWD will
increase with the load capacitance. This will be an issue
especially in parallel communication because different
communication line will have different load capacitances.
However, Avago’s new optocoupler ACPL-x6xL has built in
slew-rate controlled feature, to ensure that the output rise
and fall time remain stable across wide load capacitance.
Figure 15 shows the rise time and fall time for ACPL-x6xL
at 3.3V and 5V.
500µs
VDD2 =1V (typ)
VDD2
High
Impedence
High
Impedence
i. LED is off
Output
Figure 13. VDD Ramp when LED is off.
High
Impedence
500µs
VDD2 =1V (typ)
ii. LED is on
VDD2
Output
VDD2 =2V (typ)
discharge delay,
depending on the power
supply slew rate
High
Impedence
Figure 14. VDD Ramp when LED is on.
Figure 15. Rise and Fall time of ACPL-x6xL across wide load capacitance
Rise Time (VDD = 5.0V)
0
5
10
15
20
25
30
-40
-20
0
20
40
60
80
100
Temperature (°C)
10pF
15pF
22pF
33pF
47pF
100pF
0
5
10
15
20
25
-40
-20
0
20
40
60
80
100
Temperature (°C)
Fall Time (VDD = 5.0V)
10pF
15pF
22pF
33pF
47pF
100pF
Rise Time (VDD = 3.3V)
0
5
10
15
20
25
-40
-20
0
20
40
60
80
100
Temperature (°C)
10pF
15pF
22pF
33pF
47pF
100pF
Fall Time (VDD = 3.3V)
0
5
10
15
20
25
-40
-20
0
20
40
60
80
100
Temperature (°C)
10pF
15pF
22pF
33pF
47pF
100pF


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn