Electronic Components Datasheet Search |
|
PC56F8006VWL Datasheet(PDF) 5 Page - Freescale Semiconductor, Inc |
|
PC56F8006VWL Datasheet(HTML) 5 Page - Freescale Semiconductor, Inc |
5 / 106 page Overview MC56F8006/MC56F8002 Digital Signal Controller, Rev. 4 Freescale Semiconductor 5 • Parallel instruction set with unique DSP addressing modes • Hardware DO and REP loops • Three internal address buses • Four internal data buses • Instruction set supports DSP and controller functions • Controller-style addressing modes and instructions for compact code • Efficient C compiler and local variable support • Software subroutine and interrupt stack with depth limited only by memory • JTAG/enhanced on-chip emulation (EOnCE) for unobtrusive, processor speed–independent, real-time debugging 3.1.2 Operation Range • 1.8 V to 3.6 V operation (power supplies and I/O) • From power-on-reset: approximately 1.9 V to 3.6 V • Ambient temperature operating range: — –40 °C to 125 °C 3.1.3 Memory • Dual Harvard architecture permits as many as three simultaneous accesses to program and data memory • Flash security and protection that prevent unauthorized users from gaining access to the internal flash • On-chip memory — 16 KB of program flash for 56F8006 and 12 KB of program flash for 56F8002 — 2 KB of unified data/program RAM • EEPROM emulation capability using flash 3.1.4 Interrupt Controller • Five interrupt priority levels — Three user programmable priority levels for each interrupt source: Level 0, 1, 2 — Unmaskable level 3 interrupts include: illegal instruction, hardware stack overflow, misaligned data access, SWI3 instruction. Maskable level 3 interrupts include: EOnCE step counter, EOnCE breakpoint unit, EOnCE trace buffer — Lowest-priority software interrupt: level LP • Allow nested interrupt that higher priority level interrupt request can interrupt lower priority interrupt subroutine • The masking of interrupt priority level is managed by the 56800E core • One programmable fast interrupt that can be assigned to any interrupt source • Notification to system integration module (SIM) to restart clock out of wait and stop states • Ability to relocate interrupt vector table 3.1.5 Peripheral Highlights • One multi-function, six-output pulse width modulator (PWM) module — Up to 96 MHz PWM operating clock — 15 bits of resolution — Center-aligned and edge-aligned PWM signal mode — Phase shifting PWM pulse generation |
Similar Part No. - PC56F8006VWL |
|
Similar Description - PC56F8006VWL |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |