Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

M24C16-RMN6P Datasheet(PDF) 13 Page - STMicroelectronics

Part No. M24C16-RMN6P
Description  16 Kbit, 8 Kbit, 4 Kbit, 2 Kbit and 1 Kbit serial I²C bus EEPROM
Download  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M24C16-RMN6P Datasheet(HTML) 13 Page - STMicroelectronics

Back Button M24C16-RMN6P Datasheet HTML 9Page - STMicroelectronics M24C16-RMN6P Datasheet HTML 10Page - STMicroelectronics M24C16-RMN6P Datasheet HTML 11Page - STMicroelectronics M24C16-RMN6P Datasheet HTML 12Page - STMicroelectronics M24C16-RMN6P Datasheet HTML 13Page - STMicroelectronics M24C16-RMN6P Datasheet HTML 14Page - STMicroelectronics M24C16-RMN6P Datasheet HTML 15Page - STMicroelectronics M24C16-RMN6P Datasheet HTML 16Page - STMicroelectronics M24C16-RMN6P Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 38 page
background image
M24C16, M24C08, M24C04, M24C02, M24C01
Device operation
Doc ID 5067 Rev 17
13/38
Figure 7.
Write mode sequences with WC = 1 (data write inhibited)
3.6
Write operations
Following a Start condition the bus master sends a device select code with the Read/Write
bit (RW) reset to 0. The device acknowledges this, as shown in Figure 8, and waits for an
address byte. The device responds to the address byte with an acknowledge bit, and then
waits for the data byte.
When the bus master generates a Stop condition immediately after a data byte Ack bit (in
the “10th bit” time slot), either at the end of a Byte Write or a Page Write, the internal write
cycle is triggered. A Stop condition at any other time slot does not trigger the internal write
cycle.
After the Stop condition, the tw delay, and the successful completion of a Write operation,
the device internal address counter is automatically incremented, to point to the next byte
address after the last one that was modified. During the internal Write cycle,
Serial Data (SDA) is disabled internally, and the device does not respond to any request.
If the Write Control (WC) input is driven High, the Write instruction is not executed and the
corresponding data bytes are not acknowledged as shown in Figure 7.
Byte Write
Dev select
Byte address
Data in
WC
Page Write
Dev select
Byte address
Data in 1
Data in 2
WC
Data in 3
AI02803d
Page Write
(cont'd)
WC (cont'd)
Data in N
ACK
ACK
NO ACK
R/W
ACK
ACK
NO ACK
NO ACK
R/W
NO ACK
NO ACK


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn