Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ADSP-TS101SAB2-100 Datasheet(PDF) 16 Page - Analog Devices

Part # ADSP-TS101SAB2-100
Description  TigerSHARC Embedded Processor
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-TS101SAB2-100 Datasheet(HTML) 16 Page - Analog Devices

Back Button ADSP-TS101SAB2-100 Datasheet HTML 12Page - Analog Devices ADSP-TS101SAB2-100 Datasheet HTML 13Page - Analog Devices ADSP-TS101SAB2-100 Datasheet HTML 14Page - Analog Devices ADSP-TS101SAB2-100 Datasheet HTML 15Page - Analog Devices ADSP-TS101SAB2-100 Datasheet HTML 16Page - Analog Devices ADSP-TS101SAB2-100 Datasheet HTML 17Page - Analog Devices ADSP-TS101SAB2-100 Datasheet HTML 18Page - Analog Devices ADSP-TS101SAB2-100 Datasheet HTML 19Page - Analog Devices ADSP-TS101SAB2-100 Datasheet HTML 20Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 48 page
background image
Rev. C
|
Page 16 of 48
|
May 2009
ADSP-TS101S
Table 8. Pin Definitions—External Port SDRAM Controller
Signal
Type
Term
Description
MSSD
1
I/O/T (pu
2)
nc
Memory Select SDRAM. MSSD is asserted whenever the DSP accesses SDRAM memory space.
MSSD is a decoded memory address pin that is asserted whenever the DSP issues an SDRAM
command cycle (access to ADDR31:26 = 0b000001). MSSD in a multiprocessor system is driven
by the master DSP.
RAS
1
I/O/T (pu
2)
nc
Row Address Select. When sampled low, RAS indicates that a row address is valid in a read or
write of SDRAM. In other SDRAM accesses, RAS defines the type of operation to execute
according to SDRAM specification.
CAS1
I/O/T (pu2)
nc
Column Address Select. When sampled low, CAS indicates that a column address is valid in a
read or write of SDRAM. In other SDRAM accesses, CAS defines the type of operation to execute
according to the SDRAM specification.
LDQM
1
O/T (pu
2)
nc
Low Word SDRAM Data Mask. When LDQM is sampled high, the DSP three-states the SDRAM
DQ buffers. LDQM is valid on SDRAM transactions when CAS is asserted and is inactive on read
transactions. On write transactions, LDQM is active when accessing an odd address word on a
64-bit memory bus to disable the write of the low word.
HDQM
1
O/T (pu
2)
nc
High Word SDRAM Data Mask. When HDQM is sampled high, the DSP three-states the SDRAM
DQ buffers. HDQM is valid on SDRAM transactions when CAS is asserted and is inactive on read
transactions. On write transactions, HDQM is active when accessing an even address in word
accesses or is active when memory is configured for a 32-bit bus to disable the write of the high
word.
SDA10
1
O/T (pu
2)
nc
SDRAM Address bit 10 pin. Separate A10 signals enable SDRAM refresh operation while the DSP
executes non-SDRAM transactions.
SDCKE
1, 3
I/O/T
(pu/pd2)
nc
SDRAM Clock Enable. Activates the SDRAM clock for SDRAM self-refresh or suspend modes. A
slave DSP in a multiprocessor system does not have the pull-up or pull-down. A master DSP (or
ID = 0 in a single processor system) has a 100 k
 pull-up before granting the bus to the host,
except when the SDRAM is put in self-refresh mode. In self-refresh mode, the master has a
100 k
 pull-down before granting the bus to the host.
SDWE1
I/O/T (pu2)
nc
SDRAM Write Enable. When sampled low while CAS is active, SDWE indicates an SDRAM write
access. When sampled high while CAS is active, SDWE indicates an SDRAM read access. In other
SDRAM accesses, SDWE defines the type of operation to execute according to SDRAM
specification.
Type column symbols: A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;
pd = internal pull-down approximately 100 k; pu = internal pull-up approximately 100 k; T = three-state
Term (for termination) column symbols: epd = external pull-down approximately 10 kto VSS; epu = external pull-up approximately 10 k
to VDD-IO, nc = not connected; au = always used.
1 The internal pull-up may not be sufficient. A stronger pull-up may be necessary.
2 See Electrical Characteristics on Page 20 for maximum and minimum current consumption for pull-up and pull-down resistances.
3 The internal pull-down may not be sufficient. A stronger pull-down may be necessary.
Table 9. Pin Definitions—JTAG Port
Signal
Type
Term
Description
EMU
O (o/d)
nc
1
Emulation. Connected only to the DSP’s JTAG emulator target board connector.
TCK
I
epd or
epu
1
Test Clock (JTAG). Provides an asynchronous clock for JTAG scan.
TDI
2
I (pu
3)nc1
Test Data Input (JTAG). A serial data input of the scan path.
Type column symbols: A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;
pd = internal pull-down approximately 100 k; pu = internal pull-up approximately 100 k; T = three-state
Term (for termination) column symbols: epd = external pull-down approximately 10 kto VSS; epu = external pull-up approximately 10 k
to VDD-IO, nc = not connected; au = always used.


Similar Part No. - ADSP-TS101SAB2-100

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADSP-TS101SAB2-100 AD-ADSP-TS101SAB2-100 Datasheet
827Kb / 44P
   Embedded Processor
REV. A
More results

Similar Description - ADSP-TS101SAB2-100

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADSP-TS101SAB1Z100 AD-ADSP-TS101SAB1Z100 Datasheet
685Kb / 48P
   TigerSHARC Embedded Processor
REV. C
ADSP-TS203S AD-ADSP-TS203S Datasheet
609Kb / 40P
   TigerSHARC Embedded Processor
Rev. PrB
ADSP-2101BS-100 AD-ADSP-2101BS-100 Datasheet
667Kb / 48P
   TigerSHARC Embedded Processor
REV. B
ADSP-TS101S AD-ADSP-TS101S_15 Datasheet
685Kb / 48P
   TigerSHARC Embedded Processor
Rev. C
ADSP-TS202S AD-ADSP-TS202S Datasheet
615Kb / 40P
   TigerSHARC Embedded Processor
Rev. PrB
ADSP-TS202S AD-ADSP-TS202S_06 Datasheet
1Mb / 48P
   TigerSHARC Embedded Processor
REV. C
ADSP-TS201S AD-ADSP-TS201S_06 Datasheet
1Mb / 48P
   TigerSHARC-R Embedded Processor
Rev. C
ADSP-TS201S AD-ADSP-TS201S Datasheet
547Kb / 40P
   TigerSHARC-R Embedded Processor
Rev. PrH
ADSP-BF542 AD-ADSP-BF542 Datasheet
1Mb / 64P
   Embedded Processor
Rev. PrG
logo
Applied Micro Circuits ...
405EXR AMCC-405EXR Datasheet
176Kb / 2P
   Embedded Processor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com