Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AD7730BR Datasheet(PDF) 8 Page - Analog Devices

Part # AD7730BR
Description  Bridge Transducer ADC
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7730BR Datasheet(HTML) 8 Page - Analog Devices

Back Button AD7730BR Datasheet HTML 4Page - Analog Devices AD7730BR Datasheet HTML 5Page - Analog Devices AD7730BR Datasheet HTML 6Page - Analog Devices AD7730BR Datasheet HTML 7Page - Analog Devices AD7730BR Datasheet HTML 8Page - Analog Devices AD7730BR Datasheet HTML 9Page - Analog Devices AD7730BR Datasheet HTML 10Page - Analog Devices AD7730BR Datasheet HTML 11Page - Analog Devices AD7730BR Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 53 page
background image
AD7730/AD7730L
–8–
Pin
No.
Mnemonic
Function
3
MCLK OUT When the master clock for the device is a crystal/resonator, the crystal/resonator is connected between MCLK IN
and MCLK OUT. If an external clock is applied to the MCLK IN, MCLK OUT provides an inverted clock sig-
nal. This clock can be used to provide a clock source for external circuits and MCLK OUT is capable of driving
one CMOS load. If the user does not require it, MCLK OUT can be turned off with the CLKDIS bit of the Mode
Register. This ensures that the part is not burning unnecessary power driving capacitance on the MCLK OUT pin.
4
POL
Clock Polarity. Logic Input. This determines the polarity of the serial clock. If the active edge for the proces-
sor is a high-to-low SCLK transition, this input should be low. In this mode, the AD7730 puts out data on the
DATA OUT line in a read operation on a low-to-high transition of SCLK and clocks in data from the DATA
IN line in a write operation on a high-to-low transition of SCLK. In applications with a noncontinuous serial
clock (such as most microcontroller applications), this means that the serial clock should idle low between
data transfers. If the active edge for the processor is a low-to-high SCLK transition, this input should be high.
In this mode, the AD7730 puts out data on the DATA OUT line in a read operation on a high-to-low transi-
tion of SCLK and clocks in data from the DATA IN line in a write operation on a low-to-high transition of
SCLK. In applications with a noncontinuous serial clock (such as most microcontroller applications), this
means that the serial clock should idle high between data transfers.
5
SYNC
Logic Input that allows for synchronization of the digital filters and analog modulators when using a number
of AD7730s. While
SYNC is low, the nodes of the digital filter, the filter control logic and the calibration
control logic are reset and the analog modulator is also held in its reset state.
SYNC does not affect the digital
interface but does reset
RDY to a high state if it is low. While SYNC is asserted, the Mode Bits may be set up
for a subsequent operation which will commence when the
SYNC pin is deasserted.
6
RESET
Logic Input. Active low input that resets the control logic, interface logic, digital filter, analog modulator and
all on-chip registers of the part to power-on status. Effectively, everything on the part except for the clock
oscillator is reset when the
RESET pin is exercised.
7VBIAS
Analog Output. This analog output is an internally-generated voltage used as an internal operating bias point.
This output is not for use external to the AD7730 and it is recommended that the user does not connect any-
thing to this pin.
8
AGND
Ground reference point for analog circuitry.
9AVDD
Analog Positive Supply Voltage. The AVDD to AGND differential is 5 V nominal.
10
AIN1(+)
Analog Input Channel 1. Positive input of the differential, programmable-gain primary analog input pair. The
differential analog input ranges are 0 mV to +10 mV, 0 mV to +20 mV, 0 mV to +40 mV and 0 mV to +80 mV
in unipolar mode, and
±10 mV, ±20 mV, ±40 mV and ±80 mV in bipolar mode.
11
AIN1(–)
Analog Input Channel 1. Negative input of the differential, programmable gain primary analog input pair.
12
AIN2(+)/D1
Analog Input Channel 2 or Digital Output 1. This pin can be used either as part of a second analog input
channel or as a digital output bit as determined by the DEN bit of the Mode Register. When selected as an
analog input, it is the positive input of the differential, programmable-gain secondary analog input pair. The
analog input ranges are 0 mV to +10 mV, 0 mV to +20 mV, 0 mV to +40 mV and 0 mV to +80 mV in unipo-
lar mode and
±10 mV, ±20 mV, ±40 mV and ±80 mV in bipolar mode. When selected as a digital output,
this output can programmed over the serial interface using bit D1 of the Mode Register.
13
AIN2(–)/D0
Analog Input Channel 2 or Digital Output 0. This pin can be used either as part of a second analog input channel
or as a digital output bit as determined by the DEN bit of the Mode Register. When selected as an analog input, it
is the negative input of the differential, programmable-gain secondary analog input pair. When selected as a digital
output, this output can programmed over the serial interface using bit D0 of the Mode Register.
14
REF IN(+)
Reference Input. Positive terminal of the differential reference input to the AD7730. REF IN(+) can lie
anywhere between AVDD and AGND. The nominal reference voltage (the differential voltage between REF
IN(+) and REF IN(–)) should be +5 V when the HIREF bit of the Mode Register is 1 and +2.5 V when the
HIREF bit of the Mode Register is 0.
15
REF IN(–)
Reference Input. Negative terminal of the differential reference input to the AD7730. The REF IN(–) poten-
tial can lie anywhere between AVDD and AGND.
16
ACX
Digital Output. Provides a signal that can be used to control the reversing of the bridge excitation in ac-
excited bridge applications. When ACX is high, the bridge excitation is taken as normal and when ACX is
low, the bridge excitation is reversed (chopped). If AC = 0 (ac mode turned off) or CHP = 0 (chop mode
turned off), the ACX output remains high.
17
ACX
Digital Output. Provides a signal that can be used to control the reversing of the bridge excitation in ac-
excited bridge applications. This output is the complement of ACX. In ac mode, this means that it toggles in
anti-phase with ACX . If AC = 0 (ac mode turned off) or CHP = 0 (chop mode turned off), the
ACX output
remains low. When toggling, it is guaranteed to be nonoverlapping with ACX. The non-overlap interval, when
both ACX and
ACX are low, is one master clock cycle.
REV. B


Similar Part No. - AD7730BR

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7730BR AD-AD7730BR Datasheet
497Kb / 52P
   Bridge Transducer ADC
REV. A
AD7730BRU AD-AD7730BRU Datasheet
497Kb / 52P
   Bridge Transducer ADC
REV. A
More results

Similar Description - AD7730BR

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7730 AD-AD7730 Datasheet
497Kb / 52P
   Bridge Transducer ADC
REV. A
AD7730L AD-AD7730L_15 Datasheet
321Kb / 53P
   Bridge Transducer ADC
REV. B
AD7730 AD-AD7730_15 Datasheet
321Kb / 53P
   Bridge Transducer ADC
REV. B
logo
Texas Instruments
UC3704 TI1-UC3704 Datasheet
283Kb / 6P
[Old version datasheet]   Bridge Transducer Switch
logo
Analog Devices
1B32 AD-1B32_15 Datasheet
548Kb / 8P
   BRIDGE TRANSDUCER SIGNAL CONDITIONER
1B32 AD-1B32 Datasheet
544Kb / 8P
   Bridge Transducer Signal Conditioner
AD22055 AD-AD22055 Datasheet
214Kb / 4P
   Single Supply Bridge Transducer Amplifier
REV. 0
AD22055 AD-AD22055_15 Datasheet
218Kb / 4P
   Single Supply Bridge Transducer Amplifier
REV. 0
AD7191 AD-AD7191_17 Datasheet
330Kb / 21P
   Sigma-Delta ADC for Bridge Sensors
logo
Cirrus Logic
CS5516 CIRRUS-CS5516 Datasheet
923Kb / 41P
   16BIT/20-BIT BRIDGE TRANSDUCER A/D CONVERTER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com