Electronic Components Datasheet Search |
|
EVAL-SDP-CB1Z Datasheet(PDF) 13 Page - Analog Devices |
|
EVAL-SDP-CB1Z Datasheet(HTML) 13 Page - Analog Devices |
13 / 28 page Data Sheet AD7490 Rev. D | Page 13 of 28 Table 7. Channel Selection ADD3 ADD2 ADD1 ADD0 Analog Input Channel 0 0 0 0 VIN0 0 0 0 1 VIN1 0 0 1 0 VIN2 0 0 1 1 VIN3 0 1 0 0 VIN4 0 1 0 1 VIN5 0 1 1 0 VIN6 0 1 1 1 VIN7 1 0 0 0 VIN8 1 0 0 1 VIN9 1 0 1 0 VIN10 1 0 1 1 VIN11 1 1 0 0 VIN12 1 1 0 1 VIN13 1 1 1 0 VIN14 1 1 1 1 VIN15 Table 8. Power Mode Selection PM1 PM0 Mode 1 1 Normal operation. In this mode, the AD7490 remains in full power mode, regardless of the status of any of the logic inputs. This mode allows the fastest possible throughput rate from the AD7490. 1 0 Full shutdown. In this mode, the AD7490 is in full shutdown mode, with all circuitry on the AD7490 powering down. The AD7490 retains the information in the control register while in full shutdown. The part remains in full shutdown until these bits are changed in the control register. 0 1 Auto shutdown. In this mode, the AD7490 automatically enters shutdown mode at the end of each conversion when the control register is updated. Wake-up time from shutdown is 1 µs, and the user should ensure that 1 µs has elapsed before attempting to perform a valid conversion on the part in this mode. 0 0 Auto standby. In this standby mode, portions of the AD7490 are powered down, but the on-chip bias generator remains powered up. This mode is similar to auto shutdown and allows the part to power up within one dummy cycle, that is, 1 µs with a 20 MHz SCLK. Sequencer Operation The configuration of the SEQ and SHADOW bits in the control register allows the user to select a particular mode of operation of the sequencer function. Table 9 outlines the four modes of operation of the sequencer. Table 9. Sequence Selection SEQ SHADOW Sequence Type 0 0 This configuration means the sequence function is not used. The analog input channel selected for each individual conversion is determined by the contents of the channel address bits ADD0 through ADD3 in each prior write operation. This mode of operation reflects the normal operation of a multichannel ADC, without the sequencer function being used, where each write to the AD7490 selects the next channel for conversion (see Figure 12). 0 1 This configuration selects the Shadow register for programming. After the write to the control register, the following write operation loads the contents of the Shadow register. This programs the sequence of channels to be converted on continuously with each successive valid CS falling edge (see Shadow register, Table 10 and Figure 13). The channels selected need not be consecutive. 1 0 If the SEQ and SHADOW bits are set in this way, the sequence function is not interrupted upon completion of the write operation. This allows other bits in the control register to be altered while in a sequence without terminating the cycle. 1 1 This configuration is used in conjunction with the ADD3 to ADD0 channel address bits to program continuous conversions on a consecutive sequence of channels from Channel 0 through to a selected final channel, as determined by the channel address bits in the control register (see Figure 14). |
Similar Part No. - EVAL-SDP-CB1Z |
|
Similar Description - EVAL-SDP-CB1Z |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |