Electronic Components Datasheet Search |
|
AD5253BRU100-RL7 Datasheet(PDF) 7 Page - Analog Devices |
|
AD5253BRU100-RL7 Datasheet(HTML) 7 Page - Analog Devices |
7 / 32 page Data Sheet AD5253/AD5254 Rev. C | Page 7 of 32 INTERFACE TIMING CHARACTERISTICS All input control voltages are specified with tR = tF = 2.5 ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V. Switching characteristics are measured using both VDD = 3 V and 5 V. Table 3. Parameter1 Symbol Conditions Min Typ2 Max Unit INTERFACE TIMING SCL Clock Frequency fSCL 400 kHz tBUF Bus-Free Time Between Stop and Start t1 1.3 μs tHD;STA Hold Time (Repeated Start) t2 After this period, the first clock pulse is generated. 0.6 μs tLOW Low Period of SCL Clock t3 1.3 μs tHIGH High Period of SCL Clock t4 0.6 μs tSU;STA Set-up Time for Start Condition t5 0.6 μs tHD;DAT Data Hold Time t6 0 0.9 μs tSU;DAT Data Set-up Time t7 100 ns tF Fall Time of Both SDA and SCL Signals t8 300 ns tR Rise Time of Both SDA and SCL Signals t9 300 ns tSU;STO Set-up Time for Stop Condition t10 0.6 μs EEMEM Data Storing Time tEEMEM_STORE 26 ms EEMEM Data Restoring Time at Power-On3 tEEMEM_RESTORE1 VDD rise time dependent. Measure without decoupling capacitors at VDD and VSS. 300 μs EEMEM Data Restoring Time upon Restore Command or Reset Operation3 tEEMEM_RESTORE2 VDD = 5 V. 300 μs EEMEM Data Rewritable Time4 tEEMEM_REWRITE 540 μs FLASH/EE MEMORY RELIABILITY Endurance5 100 K cycles Data Retention6, 7 100 Years 1 See Figure 23 for location of measured values. 2 Typical values represent average readings at 25°C and VDD = 5 V. 3 During power-up, all outputs are preset to midscale before restoring the EEMEM contents. RDAC0 has the shortest EEMEM restore time, whereas RDAC3 has the longest. 4 Delay time after power-on or reset before new EEMEM data to be written. 5 Endurance is qualified to 100,000 cycles per JEDEC Std. 22 Method A117 and measured at –40°C, +25°C, and +105°C; typical endurance at +25°C is 700,000 cycles. 6 Retention lifetime equivalent at junction temperature TJ = 55°C per JEDEC Std. 22, Method A117. Retention lifetime based on an activation energy of 0.6 eV derates with junction temperature. 7 When the part is not in operation, the SDA and SCL pins should be pulled high. When these pins are pulled low, the I2C interface at these pins conducts a current of about 0.8 mA at VDD = 5.5 V and 0.2 mA at VDD = 2.7 V. |
Similar Part No. - AD5253BRU100-RL7 |
|
Similar Description - AD5253BRU100-RL7 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |