Electronic Components Datasheet Search
 ALLDATASHEET.COM Part #DescriptionMarking X

## W9751G6KB-25 Datasheet(PDF) 54 Page - Winbond

 Part # W9751G6KB-25 Description Double Data Rate architecture: two data transfers per clock cycle Download 87 Pages Scroll/Zoom 100% Manufacturer WINBOND [Winbond] Direct Link http://www.winbond.com Logo

## W9751G6KB-25 Datasheet(HTML) 54 Page - Winbond

 54 / 87 pageW9751G6KBPublication Release Date: Sep. 03, 2012- 54 -Revision A0436. When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT(per) of the inputclock. (output deratings are relative to the SDRAM input clock.)Examples:1) If the measured jitter into a DDR2-667 SDRAM has tJIT(per),min = - 72 pS and tJIT(per),max = + 93 pS, thentRPRE,min(derated) = tRPRE,min + tJIT(per),min = 0.9 x tCK(avg) - 72 pS = + 2178 pS and tRPRE,max(derated) =tRPRE,max + tJIT(per),max = 1.1 x tCK(avg) + 93 pS = + 2843 pS. (Caution on the min/max usage!)2) If the measured jitter into a DDR2-1066 SDRAM has tJIT(per),min = - 72 pS and tJIT(per),max = + 63 pS, thentRPRE,min(derated) = tRPRE,min + tJIT(per),min = 0.9 x tCK(avg) - 72 pS = + 1615.5 pS and tRPRE,max(derated)= tRPRE,max + tJIT(per),max = 1.1 x tCK(avg) + 63 pS = + 2125.5 pS. (Caution on the min/max usage!)37. When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT(duty) of the inputclock. (output deratings are relative to the SDRAM input clock.)Examples:1) If the measured jitter into a DDR2-800 SDRAM has tJIT(duty),min = - 72 pS and tJIT(duty),max = + 93 pS, thentRPST,min(derated) = tRPST,min + tJIT(duty),min = 0.4 x tCK(avg) - 72 pS = + 928 pS and tRPST,max(derated) =tRPST,max + tJIT(duty),max = 0.6 x tCK(avg) + 93 pS = + 1593 pS. (Caution on the min/max usage!)2) If the measured jitter into a DDR2-1066 SDRAM has tJIT(duty),min = - 72 pS and tJIT(duty),max = + 63 pS, thentRPST,min(derated) = tRPST,min + tJIT(duty),min = 0.4 x tCK(avg) - 72 pS = + 678 pS and tRPST,max(derated) =tRPST,max + tJIT(duty),max = 0.6 x tCK(avg) + 63 pS = + 1188 pS. (Caution on the min/max usage!)38. When the device is operated with input clock jitter, this parameter needs to be derated by { -tJIT(duty),max - tERR(6-10per),max } and { - tJIT(duty),min - tERR(6-10per),min } of the actual input clock. (output deratings are relative to theSDRAM input clock.)Examples:1) If the measured jitter into a DDR2-667 SDRAM has tERR(6-10per),min = - 272 pS, tERR(6-10per),max = + 293pS, tJIT(duty),min = - 106 pS and tJIT(duty),max = + 94 pS, then tAOF,min(derated) = tAOF,min + { - tJIT(duty),max- tERR(6-10per),max } = - 450 pS + { - 94 pS - 293 pS} = - 837 pS and tAOF,max(derated) = tAOF,max + { -tJIT(duty),min - tERR(6-10per),min } = 1050 pS + { 106 pS + 272 pS } = + 1428 pS. (Caution on the min/maxusage!)2) If the measured jitter into a DDR2-1066 SDRAM has tERR(6-10per),min = - 202 pS, tERR(6-10per),max = + 223pS, tJIT(duty),min = - 66 pS and tJIT(duty),max = + 74 pS, then tAOF,min(derated) = tAOF,min + { - tJIT(duty),max -tERR(6-10per),max } = - 350 pS + { - 74 pS - 223 pS} = - 647 pS and tAOF,max(derated) = tAOF,max + { -tJIT(duty),min - tERR(6-10per),min } = 950 pS + { 66 pS + 202 pS } = + 1218 pS. (Caution on the min/max usage!)39. For tAOFD of DDR2-667/800/1066, the 1/2 clock of nCK in the 2.5 x nCK assumes a tCH(avg), average input clock HIGHpulse width of 0.5 relative to tCK(avg). tAOF,min and tAOF,max should each be derated by the same amount as the actualamount of tCH(avg) offset present at the DRAM input with respect to 0.5.Example:If an input clock has a worst case tCH(avg) of 0.48, the tAOF,min should be derated by subtracting 0.02 x tCK(avg)from it, whereas if an input clock has a worst case tCH(avg) of 0.52, the tAOF,max should be derated by adding0.02 x tCK(avg) to it. Therefore, we have;tAOF,min(derated) = tAC,min - [0.5 - Min(0.5, tCH(avg),min)] x tCK(avg)tAOF,max(derated) = tAC,max + 0.6 + [Max(0.5, tCH(avg),max) - 0.5] x tCK(avg)ortAOF,min(derated) = Min(tAC,min, tAC,min - [0.5 - tCH(avg),min] x tCK(avg))tAOF,max(derated) = 0.6 + Max(tAC,max, tAC,max + [tCH(avg),max - 0.5] x tCK(avg))where tCH(avg),min and tCH(avg),max are the minimum and maximum of tCH(avg) actually measured at the DRAMinput balls.Note that these deratings are in addition to the tAOF derating per input clock jitter, i.e. tJIT(duty) and tERR(6-10per). HowevertAC values used in the equations shown above are from the timing parameter table and are not derated.Thus the final derated values for tAOF are;tAOF,min(derated_final) = tAOF,min(derated) + { - tJIT(duty),max - tERR(6-10per),max }tAOF,max(derated_final) = tAOF,max(derated) + { - tJIT(duty),min - tERR(6-10per),min }40. Timings are specified with command/address input slew rate of 1.0 V/nS.41. Timings are specified with DQs and DM input slew rate of 1.0V/nS.42. Timings are specified with CLK/ CLK differential slew rate of 2.0 V/nS. Timings are guaranteed for DQS signals with adifferential slew rate of 2.0 V/nS in differential strobe mode.

## Similar Part No. - W9751G6KB-25

 Manufacturer Part # Datasheet Description Winbond W9751G6KB 1Mb / 87P 8M ??4 BANKS ??16 BIT DDR2 SDRAM Microchip Technology W9751G6KB25I 1Mb / 56P SAMA5D2 System in Package (SIP) MPU with up to 1 Gbit DDR2 SDRAM or 2 Gbit LPDDR2 SDRAM 2021
More results

## Similar Description - W9751G6KB-25

 Manufacturer Part # Datasheet Description Elite Semiconductor Mem... M13S128324A-2M 1Mb / 48P Double-data-rate architecture, two data transfers per clock cycle M13S5121632A-2S 705Kb / 48P Double-data-rate architecture, two data transfers per clock cycle M13S2561616A-2S 1Mb / 49P Double-data-rate architecture, two data transfers per clock cycle Winbond W9412G2IB4 832Kb / 50P Double Data Rate architecture; two data transfers per clock cycle W9412G6JH-5 1Mb / 53P Double Data Rate architecture; two data transfers per clock cycle Elite Semiconductor Mem... M13S2561616A-2A 1Mb / 49P Double-data-rate architecture, two data transfers per clock cycle M13L32321A-2G 1Mb / 48P Double-data-rate architecture, two data transfers per clock cycle Winbond W631GG6KB-15 3Mb / 158P Double Data Rate architecture: two data transfers per clock cycle Elite Semiconductor Mem... M13L2561616A-2A 1Mb / 49P Double-data-rate architecture, two data transfers per clock cycle Winbond W972GG6JB-25 1Mb / 87P Double Data Rate architecture: two data transfers per clock cycle
More results