W9412G6JH-5 datasheet(32/53 Pages) WINBOND | Double Data Rate architecture; two data transfers per clock cycle

Part No.	W9412G6JH-5

Description	Double Data Rate architecture; two data transfers per clock cycle

Download	53 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

32 / 53 page

W9412G6JH

Publication Release Date: Nov. 29, 2011

- 32 -

Revision A03

10.8 Table 8: Overshoot/Undershoot Specification for Data, Strobe, and Mask Pins

PARAMETER

SPECIFICATION

DDR500

DDR400

DDR333

Maximum peak amplitude allowed for overshoot

1.2 V

Maximum peak amplitude allowed for undershoot

1.2 V

The area between the overshoot signal and VDD

must be less than or equal to Max. area in Figure 4

2.4 V-nS

The area between the undershoot signal and GND

must be less than or equal to Max. area in Figure 4

2.4 V-nS

0

0.5 1.0 1.42 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 5.68 6.0 6.5 7.0

-5

-4

-3

-2

-1

0

1

2

3

4

5

Max. amplitude = 1.2V

Overshoot

VDD

Max. area

Max. amplitude = 1.2V

GND

Undershoot

Time (nS)

Figure 4: DQ/DM/DQS AC Overshoot and Undershoot Definition

Similar Part No. - W9412G6JH-5

Manufacturer	Part No.	Datasheet	Description
Winbond	W9412G6JH	1Mb / 53P	2M ??4 BANKS ??16 BITS DDR SDRAM

More results

Similar Description - W9412G6JH-5

Manufacturer	Part No.	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9412G6JH-5 Datasheet(PDF) 32 Page - Winbond

W9412G6JH-5 Datasheet(HTML) 32 Page - Winbond

Similar Part No. - W9412G6JH-5

Similar Description - W9412G6JH-5

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

Datasheet Download

Link URL