Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

W9412G6JH-5 Datasheet(PDF) 21 Page - Winbond

Part No. W9412G6JH-5
Description  Double Data Rate architecture; two data transfers per clock cycle
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W9412G6JH-5 Datasheet(HTML) 21 Page - Winbond

Back Button W9412G6JH-5 Datasheet HTML 17Page - Winbond W9412G6JH-5 Datasheet HTML 18Page - Winbond W9412G6JH-5 Datasheet HTML 19Page - Winbond W9412G6JH-5 Datasheet HTML 20Page - Winbond W9412G6JH-5 Datasheet HTML 21Page - Winbond W9412G6JH-5 Datasheet HTML 22Page - Winbond W9412G6JH-5 Datasheet HTML 23Page - Winbond W9412G6JH-5 Datasheet HTML 24Page - Winbond W9412G6JH-5 Datasheet HTML 25Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 53 page
background image
W9412G6JH
Publication Release Date: Nov. 29, 2011
- 21 -
Revision A03
8.3
Function Truth Table for CKE
CURRENT
STATE
CKE
CS
RAS
CAS
WE
ADDRESS
ACTION
NOTES
n-1
n
Self Refresh
H
X
X
X
X
X
X
INVALID
L
H
H
X
X
X
X
Exit Self Refresh->Idle after tXSNR
L
H
L
H
H
X
X
Exit Self Refresh->Idle after tXSNR
L
H
L
H
L
X
X
ILLEGAL
L
H
L
L
X
X
X
ILLEGAL
L
L
X
X
X
X
X
Maintain Self Refresh
Power Down
H
X
X
X
X
X
X
INVALID
L
H
X
X
X
X
X
Exit Power down->Idle after tIS
L
L
X
X
X
X
X
Maintain power down mode
All banks Idle
H
H
X
X
X
X
X
Refer to Function Truth Table
H
L
H
X
X
X
X
Enter Power down
2
H
L
L
H
H
X
X
Enter Power down
2
H
L
L
L
L
H
X
Self Refresh
1
H
L
L
H
L
X
X
ILLEGAL
H
L
L
L
X
X
X
ILLEGAL
L
X
X
X
X
X
X
Power down
Row Active
H
H
X
X
X
X
X
Refer to Function Truth Table
H
L
H
X
X
X
X
Enter Power down
3
H
L
L
H
H
X
X
Enter Power down
3
H
L
L
L
L
H
X
ILLEGAL
H
L
L
H
L
X
X
ILLEGAL
H
L
L
L
X
X
X
ILLEGAL
L
X
X
X
X
X
X
Power down
Any State
Other Than
Listed Above
H
H
X
X
X
X
X
Refer to Function Truth Table
Notes
1.
Self refresh can enter only from the all banks idle state.
2.
Power Down occurs when all banks are idle; this mode is referred to as precharge power down.
3.
Power Down occurs when there is a row active in any bank; this mode is referred to as active power down.
Remark: H = High level, L = Low level, X = High or Low level (Don’t Care), V = Valid data


Similar Part No. - W9412G6JH-5

ManufacturerPart No.DatasheetDescription
Winbond
Winbond
W9412G6JH WINBOND-W9412G6JH Datasheet
1Mb / 53P
   2M ??4 BANKS ??16 BITS DDR SDRAM
More results

Similar Description - W9412G6JH-5

ManufacturerPart No.DatasheetDescription
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13S128324A-2M ESMT-M13S128324A-2M Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
M13S5121632A-2S ESMT-M13S5121632A-2S Datasheet
705Kb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W9412G2IB4 WINBOND-W9412G2IB4 Datasheet
832Kb / 50P
   Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13S2561616A-2A ESMT-M13S2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W9751G6KB-25 WINBOND-W9751G6KB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W631GG6KB-15 WINBOND-W631GG6KB-15 Datasheet
3Mb / 158P
   Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W972GG6JB-25 WINBOND-W972GG6JB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz