W9412G6JH-5 datasheet(21/53 Pages) WINBOND | Double Data Rate architecture; two data transfers per clock cycle

Part No.	W9412G6JH-5

Description	Double Data Rate architecture; two data transfers per clock cycle

Download	53 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

21 / 53 page

W9412G6JH

Publication Release Date: Nov. 29, 2011

- 21 -

Revision A03

8.3

Function Truth Table for CKE

CURRENT

STATE

CKE

CS

RAS

CAS

WE

ADDRESS

ACTION

NOTES

n-1

n

Self Refresh

H

X

INVALID

L

H

X

Exit Self Refresh->Idle after tXSNR

L

H

L

H

X

Exit Self Refresh->Idle after tXSNR

L

H

L

H

L

X

ILLEGAL

L

H

L

X

ILLEGAL

L

X

Maintain Self Refresh

Power Down

H

X

INVALID

L

H

X

Exit Power down->Idle after tIS

L

X

Maintain power down mode

All banks Idle

H

X

Refer to Function Truth Table

H

L

H

X

Enter Power down

2

H

L

H

X

Enter Power down

2

H

L

H

X

Self Refresh

1

H

L

H

L

X

ILLEGAL

H

L

X

ILLEGAL

L

X

Power down

Row Active

H

X

Refer to Function Truth Table

H

L

H

X

Enter Power down

3

H

L

H

X

Enter Power down

3

H

L

H

X

ILLEGAL

H

L

H

L

X

ILLEGAL

H

L

X

ILLEGAL

L

X

Power down

Any State

Other Than

Listed Above

H

X

Refer to Function Truth Table

Notes



1.

Self refresh can enter only from the all banks idle state.

2.

Power Down occurs when all banks are idle; this mode is referred to as precharge power down.

3.

Power Down occurs when there is a row active in any bank; this mode is referred to as active power down.

Remark: H = High level, L = Low level, X = High or Low level (Don’t Care), V = Valid data

Similar Part No. - W9412G6JH-5

Manufacturer	Part No.	Datasheet	Description
Winbond	W9412G6JH	1Mb / 53P	2M ??4 BANKS ??16 BITS DDR SDRAM

More results

Similar Description - W9412G6JH-5

Manufacturer	Part No.	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9412G6JH-5 Datasheet(PDF) 21 Page - Winbond

W9412G6JH-5 Datasheet(HTML) 21 Page - Winbond

Similar Part No. - W9412G6JH-5

Similar Description - W9412G6JH-5

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

Datasheet Download

Link URL