W9412G6JH-5 datasheet(37/53 Pages) WINBOND

Part #	W9412G6JH-5

Description	Double Data Rate architecture; two data transfers per clock cycle

Download	53 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

37 / 53 page

W9412G6JH

Publication Release Date: Nov. 29, 2011

- 37 -

Revision A03

11.4 Write Timing (Burst Length = 4)

tIS

tIH

tDSH

tDSS

tDSH

tWPRES

tDH

tDS

tDQSS

tDSH

tDSS

Postamble

tWPRE

Preamble

tDQSH

tDQSL

tWPST

DA0

DA1

DA2

DA3

tWPRES

tDS

tDQSS

tDSH

tDSS

Postamble

tWPRE

Preamble

tDQSH

tDQSL

tWPST

tWPRES

tDH

tDS

tDQSS

Postamble

tWPRE

Preamble

tDQSH

tDQSL

tWPST

DA0

DA1

DA2

DA3

tDS

tDH

tCH

tCL

tCK

DQS

Input

(Data)

LDQS

DQ0~7

UDQS

DQ8~15

x4, x8 device

x16 device

ADD

CMD

CLK

WRIT

Col

DA0

DA1

DA2

DA3

DA0

DA1

DA2

DA3

tDH

tDS

DA0

DA1

DA2

DA3

DA0

DA1

DA2

DA3

tIS

tIH

Note: x16 has two DQSs (UDQS for upper byte and LDQS for lower byte). Even if one of the 2 bytes is not used, both UDQS

and LDQS must be toggled.

Similar Part No. - W9412G6JH-5

Manufacturer	Part #	Datasheet	Description
Winbond	W9412G6JH	1Mb / 53P	2M ??4 BANKS ??16 BITS DDR SDRAM

More results

Similar Description - W9412G6JH-5

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9412G6JH-5 Datasheet(PDF) 37 Page - Winbond

W9412G6JH-5 Datasheet(HTML) 37 Page - Winbond

Similar Part No. - W9412G6JH-5

Similar Description - W9412G6JH-5

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

Datasheet Download

Link URL