Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

W9412G2IB4 Datasheet(PDF) 29 Page - Winbond

Part No. W9412G2IB4
Description  Double Data Rate architecture; two data transfers per clock cycle
Download  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W9412G2IB4 Datasheet(HTML) 29 Page - Winbond

Back Button W9412G2IB4 Datasheet HTML 25Page - Winbond W9412G2IB4 Datasheet HTML 26Page - Winbond W9412G2IB4 Datasheet HTML 27Page - Winbond W9412G2IB4 Datasheet HTML 28Page - Winbond W9412G2IB4 Datasheet HTML 29Page - Winbond W9412G2IB4 Datasheet HTML 30Page - Winbond W9412G2IB4 Datasheet HTML 31Page - Winbond W9412G2IB4 Datasheet HTML 32Page - Winbond W9412G2IB4 Datasheet HTML 33Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 50 page
background image
W9412G2IB
Publication Release Date: Aug. 30, 2010
- 29 -
Revision A06
AC Characteristics and Operating Condition, continued
-4
-5/-5I
-6/-6I
SYM.
PARAMETER
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
UNIT NOTES
tWPREH
Clock to DQS Write Preamble Hold Time
0.25
0.25
0.25
tWPST
DQS Write Postamble Time
0.4
0.6
0.4
0.6
0.4
0.6
tDQSS
Write Command to First DQS Latching
Transition
0.72
1.25
0.72
1.25
0.75
1.25
tCK
11
tIS
Input Setup Time
0.75
0.75
0.8
tIH
Input Hold Time
0.75
0.75
0.8
tHZ
Data-out
High-impedance
Time
from
CLK, CLK
0.7
0.7
0.7
tLZ
Data-out
Low-impedance
Time
from
CLK, CLK
-0.7
0.7
-0.7
0.7
-0.7
0.7
tT(SS)
SSTL Input Transition
0.5
1.5
0.5
1.5
0.5
1.5
nS
tWTR
Internal Write to Read Command Delay
2
2
1
tCK
tXSNR
Exit Self Refresh to non-Read Command
72
75
75
nS
tXSRD
Exit Self Refresh to Read Command
200
200
200
tCK
tREFi
Refresh Interval Time (4K/64mS)
15.6
15.6
15.6
µS
17
tMRD
Mode Register Set Cycle Time
8
10
12
nS
9.7 AC Test Conditions
PARAMETER
SYMBOL
VALUE
UNIT
Input High Voltage (AC)
VIH
VREF + 0.31
V
Input Low Voltage (AC)
VIL
VREF - 0.31
V
Input Reference Voltage
VREF
0.5 x VDDQ
V
Termination Voltage
VTT
0.5 x VDDQ
V
Input Signal Peak to Peak Swing
VSWING
1.0
V
Differential Clock Input Reference Voltage
VR
Vx (AC)
V
Input Difference Voltage. CLK and CLK Inputs (AC)
VID (AC)
1.5
V
Input Signal Minimum Slew Rate
SLEW
1.0
V/nS
Output Timing Measurement Reference Voltage
VOTR
0.5 x VDDQ
V


Similar Part No. - W9412G2IB4

ManufacturerPart No.DatasheetDescription
Winbond
Winbond
W9412G2IB WINBOND-W9412G2IB Datasheet
832Kb / 50P
   1M 횞 4 BANKS 횞 32 BITS GDDR SDRAM
More results

Similar Description - W9412G2IB4

ManufacturerPart No.DatasheetDescription
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13S128324A-2M ESMT-M13S128324A-2M Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
M13S5121632A-2S ESMT-M13S5121632A-2S Datasheet
705Kb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W9412G6JH-5 WINBOND-W9412G6JH-5 Datasheet
1Mb / 53P
   Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13S2561616A-2A ESMT-M13S2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W9751G6KB-25 WINBOND-W9751G6KB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W631GG6KB-15 WINBOND-W631GG6KB-15 Datasheet
3Mb / 158P
   Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W972GG6JB-25 WINBOND-W972GG6JB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz