Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

W9412G2IB4 Datasheet(PDF) 28 Page - Winbond

Part # W9412G2IB4
Description  Double Data Rate architecture; two data transfers per clock cycle
Download  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W9412G2IB4 Datasheet(HTML) 28 Page - Winbond

Back Button W9412G2IB4 Datasheet HTML 24Page - Winbond W9412G2IB4 Datasheet HTML 25Page - Winbond W9412G2IB4 Datasheet HTML 26Page - Winbond W9412G2IB4 Datasheet HTML 27Page - Winbond W9412G2IB4 Datasheet HTML 28Page - Winbond W9412G2IB4 Datasheet HTML 29Page - Winbond W9412G2IB4 Datasheet HTML 30Page - Winbond W9412G2IB4 Datasheet HTML 31Page - Winbond W9412G2IB4 Datasheet HTML 32Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 50 page
background image
W9412G2IB
Publication Release Date: Aug. 30, 2010
- 28 -
Revision A06
9.6 AC Characteristics and Operating Condition
-4
-5/-5I
-6/-6I
SYM.
PARAMETER
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
UNIT NOTES
tRC
Active to Ref/Active Command Period
48
50
54
tRFC
Ref to Ref/Active Command Period
60
70
70
tRAS
Active to Precharge Command Period
40
70000
40
100000
42
100000
nS
tRCDRD
RAS to CAS delay for Read
5
4
3
tRCDWR
RAS
to CAS delay for Write
3
2
2
tCK
tRAP
Active to Read with Auto-precharge Enable
16
15
18
nS
tCCD
Read/Write(a) to Read/Write(b) Command
Period
1
1
1
tCK
tRP
Precharge to Active Command Period
16
15
18
tRRD
Active(a) to Active(b) Command Period
12
10
12
nS
tWR
Write Recovery Time
3
3
2
tDAL
Auto-precharge Write Recovery + Precharge
Time
-
-
-
tCK
18
CL = 2
-
-
7.5
12
7.5
12
CL = 2.5
-
-
6
12
6
12
CL = 3
4
12
5
12
6
12
tCK
CLK Cycle Time
CL = 4
4
12
-
-
-
-
tAC
Data Access Time from CLK, CLK
-0.6
0.6
-0.7
0.7
-0.7
0.7
tDQSCK
DQS Output Access Time from CLK, CLK
-0.6
0.6
-0.6
0.6
-0.6
0.6
16
tDQSQ
Data Strobe Edge to Output Data Edge Skew
-
0.4
-
0.4
0.4
nS
tCH
CLk High Level Width
0.45
0.55
0.45
0.55
0.45
0.55
tCL
CLK Low Level Width
0.45
0.55
0.45
0.55
0.45
0.55
tCK
11
tHP
CLK Half Period (minimum of actual tCH, tCL)
min
(tCL,tCH)
min,
(tCL,tCH)
min,
(tCL,tCH)
tQH
DQ Output Data Hold Time from DQS
tHP
-0.5
tHP
-0.5
tHP
-0.5
nS
tRPRE
DQS Read Preamble Time
0.9
1.1
0.9
1.1
0.9
1.1
tRPST
DQS Read Postamble Time
0.4
0.6
0.4
0.6
0.4
0.6
tCK
11
tDS
DQ and DM Setup Tim
0.4
0.4
0.4
tDH
DQ and DM Hold Time
0.4
0.4
0.4
tDIPW
DQ and DM Input Pulse Width (for each input)
1.75
1.75
1.75
nS
tDQSH
DQS Input High Pulse Width
0.4
0.6
0.4
0.6
0.4
0.6
tDQSL
DQS Input Low Pulse Width
0.4
0.6
0.4
0.6
0.4
0.6
tDSS
DQS Falling Edge to CLK Setup Time
0.2
0.2
0.2
tDSH
DQS Falling Edge Hold Time from CLK
0.2
0.2
0.2
tCK
11
tWPRES
Clock to DQS Write Preamble Set-up Time
0
0
0
nS


Similar Part No. - W9412G2IB4

ManufacturerPart #DatasheetDescription
logo
Winbond
W9412G2IB WINBOND-W9412G2IB Datasheet
832Kb / 50P
   1M 횞 4 BANKS 횞 32 BITS GDDR SDRAM
More results

Similar Description - W9412G2IB4

ManufacturerPart #DatasheetDescription
logo
Elite Semiconductor Mem...
M13S128324A-2M ESMT-M13S128324A-2M Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S5121632A-2S ESMT-M13S5121632A-2S Datasheet
705Kb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W9412G6JH-5 WINBOND-W9412G6JH-5 Datasheet
1Mb / 53P
   Double Data Rate architecture; two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13S2561616A-2A ESMT-M13S2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W9751G6KB-25 WINBOND-W9751G6KB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W631GG6KB-15 WINBOND-W631GG6KB-15 Datasheet
3Mb / 158P
   Double Data Rate architecture: two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W972GG6JB-25 WINBOND-W972GG6JB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com