W9412G2IB4 datasheet(38/50 Pages) WINBOND

Part #	W9412G2IB4

Description	Double Data Rate architecture; two data transfers per clock cycle

Download	50 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

38 / 50 page

W9412G2IB

Publication Release Date: Aug. 30, 2010

- 38 -

Revision A06

10.8 Auto-precharge Timing (Read Cycle, CL = 2)

1) tRCD (READA)

≥ tRAS (min) – (BL/2) × tCK

AP

Q7

Q6

Q5

Q4

Q3

Q2

Q1

Q0

ACT

READA

ACT

Q0

Q1

Q2

Q3

ACT

READA

ACT

Q0

Q1

ACT

AP

READA

ACT

tRP

tRAS

CMD

DQS

DQ

CMD

DQS

DQ

CMD

DQS

DQ

BL=2

BL=4

BL=8

CLK

AP

Notes: CL=2 shown; same command operation timing with CL=2.5 and CL=3

In this case, the internal precharge operation begin after BL/2 cycle from READA command.

AP

Represents the start of internal precharging.

The Read with Auto-precharge command cannot be interrupted by any other command.

Similar Part No. - W9412G2IB4

Manufacturer	Part #	Datasheet	Description
Winbond	W9412G2IB	832Kb / 50P	1M 횞 4 BANKS 횞 32 BITS GDDR SDRAM

More results

Similar Description - W9412G2IB4

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G6JH-5	1Mb / 53P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9412G2IB4 Datasheet(PDF) 38 Page - Winbond

W9412G2IB4 Datasheet(HTML) 38 Page - Winbond

Similar Part No. - W9412G2IB4

Similar Description - W9412G2IB4

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL