Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

W972GG6JB-25 Datasheet(PDF) 32 Page - Winbond

Part No. W972GG6JB-25
Description  Double Data Rate architecture: two data transfers per clock cycle
Download  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W972GG6JB-25 Datasheet(HTML) 32 Page - Winbond

Back Button W972GG6JB-25 Datasheet HTML 28Page - Winbond W972GG6JB-25 Datasheet HTML 29Page - Winbond W972GG6JB-25 Datasheet HTML 30Page - Winbond W972GG6JB-25 Datasheet HTML 31Page - Winbond W972GG6JB-25 Datasheet HTML 32Page - Winbond W972GG6JB-25 Datasheet HTML 33Page - Winbond W972GG6JB-25 Datasheet HTML 34Page - Winbond W972GG6JB-25 Datasheet HTML 35Page - Winbond W972GG6JB-25 Datasheet HTML 36Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 87 page
background image
W972GG6JB
Publication Release Date: Nov. 29, 2011
- 32 -
Revision A02
8.2
Clock Enable (CKE) Truth Table for Synchronous Transitions
CURRENT
STATE
2
CKE
COMMAND (N)
3
RAS , CAS ,
WE , CS
ACTION (N)
3
NOTES
Previous Cycle
1
(N-1)
Current Cycle
1
(N)
Power Down
L
L
X
Maintain Power Down
11, 13, 15
L
H
DESELECT or NOP
Power Down Exit
4, 8, 11, 13
Self Refresh
L
L
X
Maintain Power Down
11, 15, 16
L
H
DESELECT or NOP
Self Refresh Exit
4, 5, 9, 16
Bank(s) Active
H
L
DESELECT or NOP
Active Power Down
Entry
4, 8, 10, 11,
13
All Banks Idle
H
L
DESELECT or NOP
Precharge Power Down
Entry
4, 8, 10, 11,
13
H
L
REFRESH
Self Refresh Entry
6, 9, 11, 13
H
H
Refer to the Command Truth Table
7
Notes:
1.
CKE (N) is the logic state of CKE at clock edge N; CKE (N
–1) was the state of CKE at the previous clock edge.
2.
Current state is the state of the DDR2 SDRAM immediately prior to clock edge N.
3.
COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N).
4.
All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
5.
On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXSNR period.
Read commands may be issued only after tXSRD (200 clocks) is satisfied.
6.
Self Refresh mode can only be entered from the All Banks Idle state.
7.
Must be a legal command as defined in the Command Truth Table.
8.
Valid commands for Power Down Entry and Exit are NOP and DESELECT only.
9.
Valid commands for Self Refresh Exit are NOP and DESELECT only.
10. Power Down and Self Refresh can not be entered while Read or Write operations, (Extended) Mode Register Set
operations or Precharge operations are in progress. See section 7.9 "Power Down Mode" and section 7.3.7/7.3.8 "Self
Refresh Entry/Exit Command" for a detailed list of restrictions.
11. tCKEmin of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the
valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not
transition from its valid level during the time period of tIS + 2 x tCK + tIH.
12. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
See section 7.2.4.
13. The Power Down does not perform any refresh operations. The duration of Power Down Mode is therefore limited by the
refresh requirements outlined in section 7.9.
14. CKE must be maintained HIGH while the SDRAM is in OCD calibration mode.
15.
“X” means “don‟t care (including floating around VREF)” in Self Refresh and Power Down. However ODT must be driven
high or low in Power Down if the ODT function is enabled
(Bit A2 or A6 set to “1” in EMR (1)).
16. VREF must be maintained during Self Refresh operation.
8.3
Data Mask (DM) Truth Table
FUNCTION
DM
DQS
NOTE
Write enable
L
Valid
1
Write inhibit
H
X
1
Note:
1. Used to mask write data, provided coincident with the corresponding data.


Similar Part No. - W972GG6JB-25

ManufacturerPart No.DatasheetDescription
Winbond
Winbond
W972GG6JB-18-TR WINBOND-W972GG6JB-18-TR Datasheet
1Mb / 87P
   16M 8 BANKS 16 BIT DDR2 SDRAM
More results

Similar Description - W972GG6JB-25

ManufacturerPart No.DatasheetDescription
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13S128324A-2M ESMT-M13S128324A-2M Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
M13S5121632A-2S ESMT-M13S5121632A-2S Datasheet
705Kb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W9412G2IB4 WINBOND-W9412G2IB4 Datasheet
832Kb / 50P
   Double Data Rate architecture; two data transfers per clock cycle
W9412G6JH-5 WINBOND-W9412G6JH-5 Datasheet
1Mb / 53P
   Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13S2561616A-2A ESMT-M13S2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W9751G6KB-25 WINBOND-W9751G6KB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W631GG6KB-15 WINBOND-W631GG6KB-15 Datasheet
3Mb / 158P
   Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz