Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

W972GG6JB-25 Datasheet(PDF) 61 Page - Winbond

Part No. W972GG6JB-25
Description  Double Data Rate architecture: two data transfers per clock cycle
Download  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W972GG6JB-25 Datasheet(HTML) 61 Page - Winbond

Back Button W972GG6JB-25 Datasheet HTML 57Page - Winbond W972GG6JB-25 Datasheet HTML 58Page - Winbond W972GG6JB-25 Datasheet HTML 59Page - Winbond W972GG6JB-25 Datasheet HTML 60Page - Winbond W972GG6JB-25 Datasheet HTML 61Page - Winbond W972GG6JB-25 Datasheet HTML 62Page - Winbond W972GG6JB-25 Datasheet HTML 63Page - Winbond W972GG6JB-25 Datasheet HTML 64Page - Winbond W972GG6JB-25 Datasheet HTML 65Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 87 page
background image
W972GG6JB
Publication Release Date: Nov. 29, 2011
- 61 -
Revision A02
45. Slew Rate Measurement Levels:
a)
Output slew rate for falling and rising edges is measured between VTT - 250 mV and VTT + 250 mV for single ended
signals.
For differential signals (e.g. DQS - DQS ) output slew rate is measured between DQS - DQS = - 500 mV and DQS - DQS
= + 500 mV. Output slew rate is guaranteed by design, but is not necessarily tested on each device.
b)
Input slew rate for single ended signals is measured from VREF(dc) to VIH(ac),min for rising edges and from VREF(dc) to
VIL(ac),max for falling edges.
For differential signals (e.g. CLK -
CLK ) slew rate for rising edges is measured from CLK - CLK = - 250 mV to CLK -
CLK = + 500 mV (+ 250 mV to - 500 mV for falling edges).
c)
VID is the magnitude of the difference between the input voltage on CLK and the input voltage on
CLK , or between DQS
and DQS for differential strobe.
46. DDR2 SDRAM output slew rate test load:
Output slew rate is characterized under the test conditions as shown in below figure.
DQ
DQS, DQS
Output
Test point
VTT = VDDQ/2
25
Ω
VDDQ
DUT
Output slew rate test load
47. Differential data strobe:
DDR2 SDRAM pin timings are specified for either single ended mode or differential mode depending on the setting of the EMRS
“Enable DQS” mode bit; timing advantages of differential mode are realized in system design. The method by which the DDR2
SDRAM pin timings are measured is mode dependent. In single ended mode, timing relationships are measured relative to the
rising or falling edges of DQS crossing at VREF. In differential mode, these timing relationships are measured relative to the
cross point of DQS and its complement, DQS . This distinction in timing methods is guaranteed by design and characterization.
Note that when differential data strobe mode is disabled via the EMRS, the complementary pin, DQS , must be tied externally
to VSS thro
ugh a 20 Ω to 10 kΩ resistor to insure proper operation.


Similar Part No. - W972GG6JB-25

ManufacturerPart No.DatasheetDescription
Winbond
Winbond
W972GG6JB-18-TR WINBOND-W972GG6JB-18-TR Datasheet
1Mb / 87P
   16M 8 BANKS 16 BIT DDR2 SDRAM
More results

Similar Description - W972GG6JB-25

ManufacturerPart No.DatasheetDescription
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13S128324A-2M ESMT-M13S128324A-2M Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
M13S5121632A-2S ESMT-M13S5121632A-2S Datasheet
705Kb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W9412G2IB4 WINBOND-W9412G2IB4 Datasheet
832Kb / 50P
   Double Data Rate architecture; two data transfers per clock cycle
W9412G6JH-5 WINBOND-W9412G6JH-5 Datasheet
1Mb / 53P
   Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13S2561616A-2A ESMT-M13S2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W9751G6KB-25 WINBOND-W9751G6KB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W631GG6KB-15 WINBOND-W631GG6KB-15 Datasheet
3Mb / 158P
   Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz