Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

W972GG6JB-25 Datasheet(PDF) 39 Page - Winbond

Part No. W972GG6JB-25
Description  Double Data Rate architecture: two data transfers per clock cycle
Download  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W972GG6JB-25 Datasheet(HTML) 39 Page - Winbond

Back Button W972GG6JB-25 Datasheet HTML 35Page - Winbond W972GG6JB-25 Datasheet HTML 36Page - Winbond W972GG6JB-25 Datasheet HTML 37Page - Winbond W972GG6JB-25 Datasheet HTML 38Page - Winbond W972GG6JB-25 Datasheet HTML 39Page - Winbond W972GG6JB-25 Datasheet HTML 40Page - Winbond W972GG6JB-25 Datasheet HTML 41Page - Winbond W972GG6JB-25 Datasheet HTML 42Page - Winbond W972GG6JB-25 Datasheet HTML 43Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 87 page
background image
W972GG6JB
Publication Release Date: Nov. 29, 2011
- 39 -
Revision A02
9.7
Capacitance
SYM.
PARAMETER
MIN.
MAX.
UNIT
CCK
Input Capacitance , CLK and
CLK
1.0
2.0
pF
CDCK
Input Capacitance delta , CLK and
CLK
0.25
pF
CI
input Capacitance, all other input-only pins
1.0
2.0
pF
CDI
Input Capacitance delta, all other input-only pins
0.25
pF
CIO
Input/output Capacitance, DQ, LDM, UDM, LDQS,
LDQS , UDQS, UDQS
2.5
3.5
pF
CDIO
Input/output Capacitance delta, DQ, LDM, UDM,
LDQS,
LDQS , UDQS, UDQS
0.5
pF
9.8
Leakage and Output Buffer Characteristics
SYM.
PARAMETER
MIN.
MAX.
UNIT
NOTES
IIL
Input Leakage Current
(
0V
VIN VDD)
-2
2
µA
1
IOL
Output Leakage Current
(Output disabled,
0V
VOUT VDDQ)
-5
5
µA
2
VOH
Minimum Required Output Pull-up
VTT + 0.603
V
VOL
Maximum Required Output Pull-down
VTT - 0.603
V
VOTR
Output Timing Measurement Reference Level
0.5 x VDDQ
V
3
IOH(dc)
Output Minimum Source DC Current
-13.4
mA
4, 6
IOL(dc)
Output Minimum Sink DC Current
13.4
mA
5, 6
Notes:
1. All other pins not under test = 0 V.
2. DQ, LDQS,
LDQS , UDQS, UDQS are disabled and ODT is turned off.
3. The VDDQ of the device under test is referenced.
4. VDDQ = 1.7 V; VOUT = 1.42 V. (VOUT - VDDQ)/IOH
must be less than 21 Ω for values of VOUT between VDDQ and VDDQ -
0.28V.
5. VDDQ = 1.7 V; VOUT = 0.28V. VOUT/IOL
must be less than 21 Ω for values of VOUT between 0 V and 0.28V.
6. The values of IOH(dc) and IOL(dc) are based on the conditions given in Notes 3 and 4. They are used to test drive current
capability to ensure VIHmin plus a noise margin and VILmax minus a noise margin are delivered to an SSTL_18 receiver.


Similar Part No. - W972GG6JB-25

ManufacturerPart No.DatasheetDescription
Winbond
Winbond
W972GG6JB-18-TR WINBOND-W972GG6JB-18-TR Datasheet
1Mb / 87P
   16M 8 BANKS 16 BIT DDR2 SDRAM
More results

Similar Description - W972GG6JB-25

ManufacturerPart No.DatasheetDescription
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13S128324A-2M ESMT-M13S128324A-2M Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
M13S5121632A-2S ESMT-M13S5121632A-2S Datasheet
705Kb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W9412G2IB4 WINBOND-W9412G2IB4 Datasheet
832Kb / 50P
   Double Data Rate architecture; two data transfers per clock cycle
W9412G6JH-5 WINBOND-W9412G6JH-5 Datasheet
1Mb / 53P
   Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13S2561616A-2A ESMT-M13S2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W9751G6KB-25 WINBOND-W9751G6KB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W631GG6KB-15 WINBOND-W631GG6KB-15 Datasheet
3Mb / 158P
   Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz