Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

W631GG6KB-15 Datasheet(PDF) 96 Page - Winbond

Part No. W631GG6KB-15
Description  Double Data Rate architecture: two data transfers per clock cycle
Download  158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W631GG6KB-15 Datasheet(HTML) 96 Page - Winbond

Back Button W631GG6KB-15 Datasheet HTML 92Page - Winbond W631GG6KB-15 Datasheet HTML 93Page - Winbond W631GG6KB-15 Datasheet HTML 94Page - Winbond W631GG6KB-15 Datasheet HTML 95Page - Winbond W631GG6KB-15 Datasheet HTML 96Page - Winbond W631GG6KB-15 Datasheet HTML 97Page - Winbond W631GG6KB-15 Datasheet HTML 98Page - Winbond W631GG6KB-15 Datasheet HTML 99Page - Winbond W631GG6KB-15 Datasheet HTML 100Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 158 page
background image
W631GG6KB
Publication Release Date: Feb. 27, 2013
Revision A04
- 96 -
8.3
Simplified State Diagram
This simplified State Diagram is intended to provide an overview of the possible state transitions and
the commands to control them. In particular, situations involving more than one bank, the enabling or
disabling of on-die termination, and some other events are not captured in full detail.
Power
on
Reset
Procedure
Initialization
MRS, MPR,
Write
Leveling
Self
Refresh
ZQ
Calibration
Idle
Refreshing
Active
Power
Down
Activating
Precharge
Power
Down
Bank
Active
Writing
Writing
Reading
Reading
Precharging
From any state
RESET
ZQCL
MRS
SRE
SRX
REF
PDE
PDX
ACT
ZQCL, ZQCS
PDX
PDE
Write
Read
Read A
Write A
Write A
Read A
PRE, PREA
PRE, PREA
PRE, PREA
Write A
Read
Write
Write
Read
CKE_L
CKE_L
CKE_ L
Automatic sequence
Command sequence
Power
Applied
Figure 87
– Simplified State Diagram
Table 16
– State Diagram Command Definitions
Abbreviation
Function
Abbreviation
Function
Abbreviation
Function
ACT
Active
Read
RD, RDS4, RDS8
PDE
Enter Power-down
PRE
Precharge
Read A
RDA, RDAS4, RDAS8
PDX
Exit Power-down
PREA
Precharge All
Write
WR, WRS4, WRS8
SRE
Self-Refresh entry
MRS
Mode Register Set
Write A
WRA, WRAS4, WRAS8
SRX
Self-Refresh exit
REF
Refresh
RESET
Start RESET Procedure
MPR
Multi-Purpose Register
ZQCL
ZQ Calibration Long
ZQCS
ZQ Calibration Short
-
-
NOTE: See
“Command Truth Table” on page 93 for more details


Similar Part No. - W631GG6KB-15

ManufacturerPart No.DatasheetDescription
Winbond
Winbond
W631GU6KB-12-TR WINBOND-W631GU6KB-12-TR Datasheet
4Mb / 160P
   8M ??8 BANKS ??16 BIT DDR3L SDRAM
More results

Similar Description - W631GG6KB-15

ManufacturerPart No.DatasheetDescription
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13S128324A-2M ESMT-M13S128324A-2M Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
M13S5121632A-2S ESMT-M13S5121632A-2S Datasheet
705Kb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W9412G2IB4 WINBOND-W9412G2IB4 Datasheet
832Kb / 50P
   Double Data Rate architecture; two data transfers per clock cycle
W9412G6JH-5 WINBOND-W9412G6JH-5 Datasheet
1Mb / 53P
   Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13S2561616A-2A ESMT-M13S2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W9751G6KB-25 WINBOND-W9751G6KB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Memory Technology Inc.
Elite Semiconductor Mem...
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
Winbond
Winbond
W972GG6JB-25 WINBOND-W972GG6JB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz