Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

DM74S112 Datasheet(PDF) 3 Page - Fairchild Semiconductor

Part No. DM74S112
Description  Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
Download  4 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  FAIRCHILD [Fairchild Semiconductor]
Homepage  http://www.fairchildsemi.com
Logo 

DM74S112 Datasheet(HTML) 3 Page - Fairchild Semiconductor

   
Zoom Inzoom in Zoom Outzoom out
 3 / 4 page
background image
3
www.fairchildsemi.com
Electrical Characteristics
over recommended operating free air temperature (unless otherwise noted)
Note 6: All typicals are at VCC = 5V, TA = 25°C.
Note 7: Clear is tested with preset HIGH and preset is tested with clear HIGH.
Note 8: Not more than one output should be shorted at a time, and the duration should not exceed one second.
Note 9: With all outputs OPEN, ICC is measured with the Q and Q outputs HIGH in turn. At the time of measurement, the clock input is grounded.
Switching Characteristics
at VCC = 5V and TA = 25°C
Symbol
Parameter
Conditions
Min
Typ
Max
Units
(Note 6)
VI
Input Clamp Voltage
VCC = Min, II = − 18 mA
−1.2
V
VOH
HIGH Level
VCC = Min, IOH = Max
2.7
3.4
V
Output Voltage
VIL = Max, VIH = Min
VOL
LOW Level
VCC = Min, IOL = Max
0.5
V
Output Voltage
VIH = Min, VIL = Max
II
Input Current @ Max Input Voltage VCC = Max, VI = 5.5V
1
mA
IIH
HIGH Level
VCC = Max
J, K
50
Input Current
VI = 2.7V
Clear
100
µA
Preset
100
Clock
100
IIL
LOW Level
VCC = Max
J, K
−1.6
Input Current
VI = 0.5V
Clear
−7
mA
(Note 7)
Preset
−7
Clock
−4
IOS
Short Circuit Output Current
VCC = Max (Note 8)
−40
−100
mA
ICC
Supply Current
VCC = Max (Note 9)
30
50
mA
RL = 280Ω
Symbol
Parameter
From (Input)
CL = 15 pF
CL = 50 pF
Units
To (Output)
Min
Max
Min
Max
fMAX
Maximum Clock Frequency
80
60
MHz
tPLH
Propagation Delay Time
Preset to Q
7
9
ns
LOW-to-HIGH Level Output
tPHL
Propagation Delay Time
Preset to Q
712
ns
HIGH-to-LOW Level Output
tPLH
Propagation Delay Time
Clear to Q
79
ns
LOW-to-HIGH Level Output
tPHL
Propagation Delay Time
Clear to Q
7
12
ns
HIGH-to-LOW Level Output
tPLH
Propagation Delay Time
Clock to Q or Q
79
ns
LOW-to-HIGH Level Output
tPHL
Propagation Delay Time
Clock to Q or Q
712
ns
HIGH-to-LOW Level Output


Html Pages

1  2  3  4 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn