Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

DP83640TVV Datasheet(PDF) 95 Page - Texas Instruments

Click here to check the latest version.
Part # DP83640TVV
Description  DP83640 Precision PHYTER - IEEE 1588 Precision Time Protocol Transceiver
Download  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DP83640TVV Datasheet(HTML) 95 Page - Texas Instruments

Back Button DP83640TVV Datasheet HTML 91Page - Texas Instruments DP83640TVV Datasheet HTML 92Page - Texas Instruments DP83640TVV Datasheet HTML 93Page - Texas Instruments DP83640TVV Datasheet HTML 94Page - Texas Instruments DP83640TVV Datasheet HTML 95Page - Texas Instruments DP83640TVV Datasheet HTML 96Page - Texas Instruments DP83640TVV Datasheet HTML 97Page - Texas Instruments DP83640TVV Datasheet HTML 98Page - Texas Instruments DP83640TVV Datasheet HTML 99Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 136 page
background image
DP83640
www.ti.com
SNOSAY8E – SEPTEMBER 2007 – REVISED APRIL 2013
Table 10-18. 100 Mb/s PCS Configuration and Status Register (PCSR), address 0x16 (continued)
Bit
Bit Name
Default
Description
7
DESC_TIME
0, RW
Descrambler Timeout:
Increase the descrambler timeout. When set, this allows the device to receive larger
packets (>9k bytes) without loss of synchronization.
1 = 2 ms.
0 = 722 µs (per ANSI X3.263: 1995 (TP-PMD) 7.2.3.3e).
6
FX_EN
Strap, RW
FX Fiber Mode Enable:
This bit is set when the FX_EN strap option is selected for the respective port.
Write PHYCR2[9], SOFT_RESET, after enabling or disabling Fiber Mode via register
access to ensure correct configuration.
1 = Enables FX operation.
0 = Disables FX operation.
5
FORCE_100_OK
0, RW
Force 100 Mb/s Good Link:
OR’ed with MAC_FORCE_LINK_100 signal.
1 = Forces 100 Mb/s Good Link.
0 = Normal 100 Mb/s operation.
4
RESERVED
0, RO
RESERVED: Writes ignored, read as 0.
3
FEFI_EN
Strap, RW
Far End Fault Indication Mode Enable:
This bit is set when the FX_EN strap option is selected for the respective port.
1 = FEFI Mode Enabled.
0 = FEFI Mode Disabled.
2
NRZI_BYPASS
0, RW
NRZI Bypass Enable:
1 = NRZI Bypass Enabled.
0 = NRZI Bypass Disabled.
1
SCRAM
Strap, RW
Scrambler Bypass Enable:
BYPASS
This bit is set when the FX_EN strap option is selected. In the FX mode, the
scrambler is bypassed.
1 = Scrambler Bypass Enabled.
0 = Scrambler Bypass Disabled.
0
DESCRAM
Strap, RW
Descrambler Bypass Enable:
BYPASS
This bit is set when the FX_EN strap option is selected. In the FX mode, the
descrambler is bypassed.
1 = Descrambler Bypass Enabled.
0 = Descrambler Bypass Disabled.
10.2.4 RMII and Bypass Register (RBR)
This register configures the RMII/MII Interface Mode of operation. This register controls selecting MII,
RMII, or Single Clock MII mode for Receive or Transmit. In addition, several additional bits are included to
allow datapath selection for Transmit and Receive in multiport applications.
Table 10-19. RMII and Bypass Register (RBR), address 0x17
Bit
Bit Name
Default
Description
15
RESERVED
0, RW
RESERVED: Must be 0.
14
RMII_MASTER
Strap, RW
RMII Master Mode:
Setting this bit allows the core to use a 25 MHz input reference clock and generate
its own 50 MHz RMII reference clock. The generated RMII reference clock will also
be used by the attached MAC.
1 = RMII Master Mode (25 MHz input reference)
0 = RMII Slave Mode (50 MHz input reference)
Note: Due to clock muxing and divider operation, this bit should normally only be
reconfigured via the strap option.
Copyright © 2007–2013, Texas Instruments Incorporated
Register Block
95
Submit Documentation Feedback
Product Folder Links: DP83640


Similar Part No. - DP83640TVV

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
DP83640TVV TI1-DP83640TVV Datasheet
1Mb / 137P
[Old version datasheet]   DP83640 Precision PHYTER - IEEE 1588 Precision Time Protocol Transceiver
DP83640TVV/NOPB TI1-DP83640TVV/NOPB Datasheet
1Mb / 137P
[Old version datasheet]   DP83640 Precision PHYTER - IEEE 1588 Precision Time Protocol Transceiver
DP83640TVVX TI1-DP83640TVVX Datasheet
1Mb / 137P
[Old version datasheet]   DP83640 Precision PHYTER - IEEE 1588 Precision Time Protocol Transceiver
DP83640TVVX/NOPB TI1-DP83640TVVX/NOPB Datasheet
1Mb / 137P
[Old version datasheet]   DP83640 Precision PHYTER - IEEE 1588 Precision Time Protocol Transceiver
More results

Similar Description - DP83640TVV

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
DP83640TVVX TI1-DP83640TVVX Datasheet
1Mb / 137P
[Old version datasheet]   DP83640 Precision PHYTER - IEEE 1588 Precision Time Protocol Transceiver
logo
National Semiconductor ...
DP83640 NSC-DP83640 Datasheet
2Mb / 114P
   Precision PHYTER - IEEE 1588 Precision Time Protocol Transceiver
logo
Texas Instruments
DP83630SQE TI1-DP83630SQE Datasheet
1Mb / 135P
[Old version datasheet]   DP83630 Precision PHYTER??- IEEE 1588 Precision Time Protocol Transceiver
DP83640 TI1-DP83640_14 Datasheet
1Mb / 129P
[Old version datasheet]   Precision PHYTER - IEEE짰 1588 Precision Time Protocol Transceiver
logo
National Semiconductor ...
DP83640 NSC-DP83640_08 Datasheet
2Mb / 124P
   Precision PHYTER - IEEE짰 1588 Precision Time Protocol Transceiver
logo
Texas Instruments
DP83630 TI1-DP83630 Datasheet
1Mb / 128P
[Old version datasheet]   DP83630 Precision PHYTER - IEEE짰 1588 Precision Time Protocol Transceiver
logo
Micrel Semiconductor
KSZ8463ML MICREL-KSZ8463ML Datasheet
3Mb / 259P
   IEEE 1588 Precision Time Protocol-Enabled, Three-Port, 10/100-Managed Switch with MII or RMII
KSZ8463RL MICREL-KSZ8463RL Datasheet
3Mb / 259P
   IEEE 1588 Precision Time Protocol- Enabled, Three-Port, 10/100-Managed Switch with MII or RMII
KSZ8462HL MICREL-KSZ8462HL Datasheet
3Mb / 279P
   IEEE 1588 Precision Time Protocol-Enabled Two-Port 10/100Mb/s Ethernet Switch with 8 or 16 Bit Host Interface
logo
Renesas Technology Corp
8A34012 RENESAS-8A34012 Datasheet
2Mb / 104P
   Port Synchronizer for IEEE 1588 Frequency and Time/Phase
November 30, 2021
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com