Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

DM7476 Datasheet(PDF) 1 Page - Fairchild Semiconductor

Part No. DM7476
Description  Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
Download  4 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  FAIRCHILD [Fairchild Semiconductor]
Homepage  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

DM7476 Datasheet(HTML) 1 Page - Fairchild Semiconductor

  DM7476 Datasheet HTML 1Page - Fairchild Semiconductor DM7476 Datasheet HTML 2Page - Fairchild Semiconductor DM7476 Datasheet HTML 3Page - Fairchild Semiconductor DM7476 Datasheet HTML 4Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 1 / 4 page
background image
© 2000 Fairchild Semiconductor Corporation
DS006528
www.fairchildsemi.com
September 1986
Revised February 2000
DM7476
Dual Master-Slave J-K Flip-Flops with
Clear, Preset, and Complementary Outputs
General Description
This device contains two independent positive pulse trig-
gered J-K flip-flops with complementary outputs. The J and
K data is processed by the flip-flop after a complete clock
pulse. While the clock is LOW the slave is isolated from the
master. On the positive transition of the clock, the data
from the J and K inputs is transferred to the master. While
the clock is HIGH the J and K inputs are disabled. On the
negative transition of the clock, the data from the master is
transferred to the slave. The logic state of J and K inputs
must not be allowed to change while the clock is HIGH.
The data is transferred to the outputs on the falling edge of
the clock pulse. A LOW logic level on the preset or clear
inputs will set or reset the outputs regardless of the logic
levels of the other inputs.
Ordering Code:
Connection Diagram
Function Table
H
= HIGH Logic Level
L
= LOW Logic Level
X
= Either LOW or HIGH Logic Level
= Positive pulse data. The J and K inputs must be held constant while
the clock is HIGH. Data is transferred to the outputs on the falling
edge of the clock pulse.
Q0 = The output logic level before the indicated input conditions were
established.
Toggle
= Each output changes to the complement of its previous level on
each complete active HIGH level clock pulse.
Note 1: This configuration is nonstable; that is, it will not persist when the
preset and/or clear inputs return to their inactive (HIGH) level.
Order Number
Package Number
Package Description
DM7476N
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Inputs
Outputs
PR
CLR
CLK
J
K
Q
Q
LH
X
X
X
H
L
HL
X
X
X
L
H
LL
X
X
X
H
(Note 1)
H
(Note 1)
HH
LL
Q0
Q0
HH
HL
H
L
HH
LH
L
H
HH
H
H
Toggle


Html Pages

1  2  3  4 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn