Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

MPC990 Datasheet(PDF) 1 Page - Motorola, Inc

Part No. MPC990
Download  9 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MOTOROLA [Motorola, Inc]
Homepage  http://www.freescale.com

MPC990 Datasheet(HTML) 1 Page - Motorola, Inc

Zoom Inzoom in Zoom Outzoom out
 1 / 9 page
background image
© Motorola, Inc. 1997
Low Voltage PLL Clock Driver
The MPC990/991 is a 3.3V compatible, PLL based ECL/PECL clock
driver. The fully differential design ensures optimum skew and PLL jitter
performance. The performance of the MPC990/991 makes the device
ideal for Workstation, Mainframe Computer and Telecommunication
applications. The MPC990 and MPC991 devices are identical except in
the interface to the reference clock for the PLL. The MPC990 offers an
on–board crystal oscillator as the PLL reference while the MPC991 offers
a differential ECL/PECL input for applications which need to lock to an
existing clock signal. Both designs offer a secondary single–ended ECL
clock for system test capabilities.
Fully Integrated PLL
Output Frequency Up to 400MHz
ECL/PECL Inputs and Outputs
Operates from a 3.3V Supply
Output Frequency Configurable
TQFP Packaging
±50ps Cycle–to–Cycle Jitter
The MPC990/991 offers three banks of outputs which can each be
programmed via the the four fsel pins of the device. There are 16 different
output frequency configurations available in the device. The
configurations include output ratios of 1:1, 2:1, 3:1, 3:2, 4:1, 4:3, 4:3:1 and
4:3:2. The programming table in this data sheet illustrates the various
programming options. The SYNC output monitors the relationship
between the Qa and Qc output banks. The output pulses per the timing
diagrams in this data sheet signal the coincident edges of the two output
banks. This feature is useful for non binary relationships between output frequencies (i.e., 3:2 or 4:3 relationships). The Sync_Sel
input toggles the Qd outputs between sync signals and extensions to the Qc bank of outputs.
The MPC990/991 provides a separate output for the feedback to the PLL. This allows for the feedback frequency to be
programmed independently of the other outputs allowing for unique input vs output frequency relationships. The fselFB inputs
provide 6 different feedback frequencies from the QFB differential output pair.
The MPC990/991 features an external differential ECL/PECL feedback to the PLL. This external feedback feature allows for
the MPC991’s use as a “zero” delay buffer. The propagation delay between the input reference and the output is dependent on
the input reference frequency. The selection of higher reference frequencies will provide near zero delay through the device.
The PLL_En, Ref_Sel and the Test_Clk input pins provide a means of bypassing the PLL and driving the output buffers
directly. This allows the user to single step a design during system debug. Note that the Test_Clk input is routed through the
dividers so that depending on the programming several edges on the Test_Clk input will be needed to get corresponding edge
transitions on the outputs. The VCO_Sel input provides a means of recentering the VCO to provide a broader range of VCO
frequencies for stable PLL operation.
If the frequency select or the VCO_Sel pins are changed during operation, a master reset signal must be applied to ensure
output synchronization and phase–lock. If the VCO is driven beyond its maximum frequency, the VCO can outrun the internal
dividers when the VCO_Sel pin is low. This will also prevent the PLL from achieving lock. Again, a master reset signal will need to
be applied to allow for phase–lock. The device employs a power–on reset circuit which will ensure output synchronization and
PLL lock on initial power–up.
CASE 848D–03

Html Pages

1  2  3  4  5  6  7  8  9 

Datasheet Download

Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
MPC932LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc
MPC992LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc
IDT5V9351LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreIntegrated Device Technology
MPC958LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc
MPC93R51LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc
PI6C2952Low Voltage PLL Clock Driver 1 2 3 4 5 MorePericom Semiconductor Corporation
MPC9350LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc
MPC950LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc
MPC952LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc
MPC953LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn