Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74LCXH162244 Datasheet(PDF) 3 Page - Fairchild Semiconductor

Part No. 74LCXH162244
Description  Low Voltage 16-Bit Buffer/Line Driver with Bushold and 26Ω Series Resistors in Outputs
Download  9 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  FAIRCHILD [Fairchild Semiconductor]
Homepage  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74LCXH162244 Datasheet(HTML) 3 Page - Fairchild Semiconductor

  74LCXH162244 Datasheet HTML 1Page - Fairchild Semiconductor 74LCXH162244 Datasheet HTML 2Page - Fairchild Semiconductor 74LCXH162244 Datasheet HTML 3Page - Fairchild Semiconductor 74LCXH162244 Datasheet HTML 4Page - Fairchild Semiconductor 74LCXH162244 Datasheet HTML 5Page - Fairchild Semiconductor 74LCXH162244 Datasheet HTML 6Page - Fairchild Semiconductor 74LCXH162244 Datasheet HTML 7Page - Fairchild Semiconductor 74LCXH162244 Datasheet HTML 8Page - Fairchild Semiconductor 74LCXH162244 Datasheet HTML 9Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 3 / 9 page
background image
3
www.fairchildsemi.com
Truth Tables
H
HIGH Voltage Level
L
LOW Voltage Level
X
Immaterial
Z
High Impedance
Functional Description
The LCXH162244 contains sixteen non-inverting buffers
with 3-STATE standard outputs. The LCXH162244 data
inputs include active bushold circuitry eliminating the need
for pull-up resistors to hold unused or floating data inputs at
a valid logic level. The devise is also designed with 26
:
series resistors in the outputs. This design reduces line
noise in applications such as memory address drivers,
clock drivers and bus transceiver/transmitters. The device
is nibble (4 bits) controlled with each nibble functioning
identically, but independent of the other. The control pins
can be shorted together to obtain full 16-bit operation. The
3-STATE outputs are controlled by an Output Enable (OEn)
input for each nibble. When OEn is LOW, the outputs are in
2-state mode. When OEn is HIGH, the outputs are in the
high impedance mode, but this does not interfere with
entering new data into the inputs.
Logic Diagram
Inputs
Outputs
Inputs
Outputs
OE1
I0–I3
O0–O3
OE3
I8–I11
O8–O11
LL
L
L
L
L
LH
H
L
H
H
HX
Z
H
X
Z
Inputs
Outputs
Inputs
Outputs
OE2
I4–I7
O4–O7
OE4
I12–I15
O12–O15
LL
L
L
L
L
LH
H
L
H
H
HX
Z
H
X
Z


Html Pages

1  2  3  4  5  6  7  8  9 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn