Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74LCX257 Datasheet(PDF) 2 Page - Fairchild Semiconductor

Part No. 74LCX257
Description  Low Voltage Quad 2-Input Multiplexer with 5V Tolerant Inputs and Outputs
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FAIRCHILD [Fairchild Semiconductor]
Direct Link  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74LCX257 Datasheet(HTML) 2 Page - Fairchild Semiconductor

  74LCX257 Datasheet HTML 1Page - Fairchild Semiconductor 74LCX257 Datasheet HTML 2Page - Fairchild Semiconductor 74LCX257 Datasheet HTML 3Page - Fairchild Semiconductor 74LCX257 Datasheet HTML 4Page - Fairchild Semiconductor 74LCX257 Datasheet HTML 5Page - Fairchild Semiconductor 74LCX257 Datasheet HTML 6Page - Fairchild Semiconductor 74LCX257 Datasheet HTML 7Page - Fairchild Semiconductor 74LCX257 Datasheet HTML 8Page - Fairchild Semiconductor 74LCX257 Datasheet HTML 9Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 2 / 9 page
background image
www.fairchildsemi.com
2
Functional Description
The LCX257 is a quad 2-input multiplexer with 3-STATE
outputs. It selects four bits of data from two sources under
control of a Common Data Select input. When the Select
input is LOW, the I0x inputs are selected and when Select
is HIGH, the I1x inputs are selected. The data on the
selected inputs appears at the outputs in true (non
inverted) form. The device is the logic implementation of a
4-pole, 2-position switch where the position of the switch is
determined by the logic levels supplied to the Select input.
The logic equations for the outputs are shown below:
Za = OE • (11a • S + I0a • S)
Zb = OE • (11b • S + I0b • S)
Zc = OE • (11c • S + I0c • S)
Zd = OE • (11d • S + I0d • S)
When the Output Enable (OE) is HIGH, the outputs are
forced to a high impedance state. If the outputs are tied
together, all but one device must be in the high impedance
state to avoid high currents that would exceed the maxi-
mum ratings. Designers should ensure the Output Enable
signals to 3-STATE devices whose outputs are tied
together are designed so there is no overlap.
Truth Table
H
= HIGH Voltage Level
L
= LOW Voltage Level
X
= Immaterial
Z
= High Impedance
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Output
Select
Data
Outputs
Enable
Input
Inputs
OE
SI0
I1
Z
HX
X
X
Z
LH
X
L
L
LH
X
H
H
LL
L
X
L
LL
H
X
H


Html Pages

1  2  3  4  5  6  7  8  9 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn