Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

74F74 Datasheet(PDF) 1 Page - Fairchild Semiconductor

Part No. 74F74
Description  Dual D-Type Positive Edge-Triggered Flip-Flop
Download  7 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  FAIRCHILD [Fairchild Semiconductor]
Homepage  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74F74 Datasheet(HTML) 1 Page - Fairchild Semiconductor

  74F74 Datasheet HTML 1Page - Fairchild Semiconductor 74F74 Datasheet HTML 2Page - Fairchild Semiconductor 74F74 Datasheet HTML 3Page - Fairchild Semiconductor 74F74 Datasheet HTML 4Page - Fairchild Semiconductor 74F74 Datasheet HTML 5Page - Fairchild Semiconductor 74F74 Datasheet HTML 6Page - Fairchild Semiconductor 74F74 Datasheet HTML 7Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 1 / 7 page
background image
© 2000 Fairchild Semiconductor Corporation
April 1988
Revised September 2000
Dual D-Type Positive Edge-Triggered Flip-Flop
General Description
The F74 is a dual D-type flip-flop with Direct Clear and Set
inputs and complementary (Q, Q) outputs. Information at
the input is transferred to the outputs on the positive edge
of the clock pulse. Clock triggering occurs at a voltage level
of the clock pulse and is not directly related to the transition
time of the positive-going pulse. After the Clock Pulse input
threshold voltage has been passed, the Data input is
locked out and information present will not be transferred to
the outputs until the next rising edge of the Clock Pulse
Asynchronous Inputs:
LOW input to SD sets Q to HIGH level
LOW input to CD sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on CD and SD
makes both Q and Q HIGH
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
Order Number
Package Number
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Html Pages

1  2  3  4  5  6  7 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn