Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74F398 Datasheet(PDF) 3 Page - Fairchild Semiconductor

Part No. 74F398
Description  Quad 2-Port Register
Download  9 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  FAIRCHILD [Fairchild Semiconductor]
Homepage  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74F398 Datasheet(HTML) 3 Page - Fairchild Semiconductor

  74F398 Datasheet HTML 1Page - Fairchild Semiconductor 74F398 Datasheet HTML 2Page - Fairchild Semiconductor 74F398 Datasheet HTML 3Page - Fairchild Semiconductor 74F398 Datasheet HTML 4Page - Fairchild Semiconductor 74F398 Datasheet HTML 5Page - Fairchild Semiconductor 74F398 Datasheet HTML 6Page - Fairchild Semiconductor 74F398 Datasheet HTML 7Page - Fairchild Semiconductor 74F398 Datasheet HTML 8Page - Fairchild Semiconductor 74F398 Datasheet HTML 9Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 3 / 9 page
background image
3
www.fairchildsemi.com
Functional Description
The 74F398 and 74F399 are high-speed quad 2-port regis-
ters. They select four bits of data from either of two sources
(Ports) under control of a common Select input (S). The
selected data is transferred to a 4-bit output register syn-
chronous with the LOW-to-HIGH transition of the Clock
input (CP). The 4-bit D-type output register is fully edge-
triggered. The Data inputs (I0x, I1x) and Select input (S)
must be stable only a setup time prior to and hold time after
the LOW-to-HIGH transition of the Clock input for predict-
able operation. The 74F398 has both Q and Q outputs.
Function Table
H
= HIGH Voltage Level
L
= LOW Voltage Level
h
= HIGH Voltage Level one setup time prior to the LOW-to-HIGH
clock transition
I
= LOW Voltage Level one setup time prior to the LOW-to-HIGH
clock transition
X
= Immaterial
Note 1: 74F398 only
Logic Diagram
*F398 Only
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Inputs
Outputs
SI0
I1
QQ
(Note 1)
II
X
L
H
Ih
X
H
L
hX
I
L
H
hX
h
H
L


Html Pages

1  2  3  4  5  6  7  8  9 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn