Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TRCV012G5 Datasheet(PDF) 6 Page - Agere Systems

Part No. TRCV012G5
Description  TRCV012G5 (2.5 Gbits/s) and TRCV012G7 (2.5 Gbits/s and 2.7 Gbits/s) Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AGERE [Agere Systems]
Homepage  http://www.agere.com
Logo 

TRCV012G5 Datasheet(HTML) 6 Page - Agere Systems

Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
TRCV012G5 and TRCV012G7
Preliminary Data Sheet
Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer
August 2000
6
Lucent Technologies Inc.
Pin Information (continued)
Table 1. Pin Descriptions—2.5 Gbits/s and Related Signals (continued)
* Differential pins are indicated by the P and N suffixes. For nondifferential pins, N at the end of the symbol name designates active-low.
† I = input, O = output. Iu = an internal pull-up resistor on this pin, Id = an internal pull-down resistor on this pin, It = an internal termination resis-
tance of 50
Ω on this pin.
Pin
Symbol*
Type
Level
Name/Description
43
DATCKP
It
CML
Clock Input for DATAP/N. Buffer is powered down when
ENDATCKN = 1.
44
DATCKN
124
ENDATCKN
Iu
CMOS
External DATCKP/N Clock Select (Active-Low). Selects
external DATCKP/N clock to demultiplexer.
0 = select DATCKP/N
1 or no connection = select VCO clock
46
DATAP
It
CML
Data Input for CML. Use this input for system loopback
data when LAINP/N is used.
47
DATAN
125
ENDATAN
Iu
CMOS
Enable DATAP/N Inputs (Active-Low). Selects DATAP/N
as data source rather than limiting amplifier output.
0 = select DATAP/N
1 or no connection = select LAINP/N
37
ASTREF
I
Analog
Adjustable Sampling Circuit Reference Resistor.
Connect a 2.1 k
Ω resistor to VCCA.
2AST4
Id
CMOS
Adjustable Sampling Time Control Inputs. AST[4:0]
allows introduction of an offset into the sampling time. The
most significant bit (A4) is the sign bit and bits A[3:0]
represent the magnitude. (See the Decision Circuit—
Adjustable Sampling Time (ASTREF, AST[4:0]) section,
page 15.)
A4 is the polarity bit as follows:
1 = advance
0 = delay sampling point
AST[3:0] provides adjustments in steps (increments or
decrements) of 6.25 ps in the sampling instant.
3AST3
4AST2
5AST1
6AST0


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn