Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

T8535B Datasheet(PDF) 38 Page - Agere Systems

Part No. T8535B
Description  T8535B/T8536B Quad Programmable Codec
Download  50 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AGERE [Agere Systems]
Homepage  http://www.agere.com
Logo 

T8535B Datasheet(HTML) 38 Page - Agere Systems

Zoom Inzoom in Zoom Outzoom out
 38 / 50 page
background image
38
38
Agere Systems Inc.
Preliminary Data Sheet
September 2001
T8535B/T8536B Quad Programmable Codec
Timing Characteristics (continued)
PCM Interface Timing (continued)
Double-Clocking Mode
As with the single-clocking mode, FS signifies the start
of frame on the PCM bus for all four channels and
occurs every 125
µs at an 8 kHz rate. FS must be
synchronous with BCLK and must be high for a mini-
mum of one BCLK period. The PCM interface operates
using fixed data rate timing; data timing for both trans-
mit and receive are controlled by BCLK. In double-
clocking mode, however, BCLK runs at twice the PCM
data rate. BCLK can be any value from 512 kHz (data
rate of 256 kbits/s, 4 time slots) to 16.384 MHz (data
rate of 8192 kbits/s, 128 time slots) as defined by Table
19.
In Figure 26, detail A, the falling edge of the first BCLK
latches FS. The falling edge of the second BCLK
latches DR (receive bit offset of 1). DX starts on the ris-
ing edge of the first BCLK. The PCM bus transfers the
most significant bit of the data first.
The codec defaults to FS and DR being latched on the
first BCLK cycle. To latch DR on the second BCLK
cycle, program receive bit offset for 1 (RXBITOFF =
0x20). For every bit programmed (0 to 7), bit offset
shifts transmit or receive data by one BCLK cycle.
Therefore, in double-clock mode, the time-slot assign-
ment and bit offset registers need to be used in tandem
in order to achieve a full range of bit offset values. For
instance, in time-slot 0, bit offset will shift data up to
four bits. To shift data 5 to 8 bits, time slot 1 needs to
be selected.
Linear coding is not allowed in double-clocking mode.
TSX0 or TSX1 (not shown in Figure 26) is active (low)
when DX data is transmitting.
Note that the device reverts back to single-clock mode
if reset (address 128, bit 0). Internal states of the codec
can be reset without going out of double-clock mode
(address 128, bit 1).
Table 19. PCM Interface Timing: Double-Clocking Mode (See Figure 26.)
Note: DX load = 150 pF.
Symbol
Parameter
Signal
Min
Typ
Max
Unit
fBCLK
Allowable BCLK Frequencies
BCLK
512
1024
1536
2048
3072
4096
8192
16384
kHz
kHz
kHz
kHz
kHz
kHz
kHz
kHz
Jitter of BCLK
BCLK
100 ns in
100 ms =
1 ppm
tBCL
Clock Period
BCLK
61
1953
ns
tR, tF
Clock Rise/Fall
BCLK
8
ns
tWL, tWH
Pulse Width
BCLK
tBCL x 0.4
tBCL x 0.6
ns
tR, tF
Frame Rise/Fall
FS
15
ns
tWFH
Frame Width High
FS
tBCL
ns
tWFL
Frame Width Low
FS
tBCL
ns
tSF
Frame Setup
FS
7
tBCL
− 50
ns
tHF
Frame Hold
FS
4
ns
tDDC
Data Delay Clock
DX
9
ns
tDDF
Data Delay Frame
DX
9
ns
tSD
Data Setup
DR
7
ns
tHD
Data Hold
DR
4
ns


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn