Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

OR3T80 Datasheet(PDF) 81 Page - Agere Systems

Part # OR3T80
Description  3C and 3T Field-Programmable Gate Arrays
Download  210 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

OR3T80 Datasheet(HTML) 81 Page - Agere Systems

Back Button OR3T80 Datasheet HTML 77Page - Agere Systems OR3T80 Datasheet HTML 78Page - Agere Systems OR3T80 Datasheet HTML 79Page - Agere Systems OR3T80 Datasheet HTML 80Page - Agere Systems OR3T80 Datasheet HTML 81Page - Agere Systems OR3T80 Datasheet HTML 82Page - Agere Systems OR3T80 Datasheet HTML 83Page - Agere Systems OR3T80 Datasheet HTML 84Page - Agere Systems OR3T80 Datasheet HTML 85Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 210 page
background image
Lucent Technologies Inc.
81
Data Sheet
June 1999
ORCA Series 3C and 3T FPGAs
Programmable Clock Manager (PCM) (continued)
Table 31. PCM Control Registers (continued)
Bit #
Function
Register 4—DLL 1x Duty-Cycle Programming
Bits [2:0]
Duty-Cycle/Delay Selection for Duty Cycle/Delays Less Than or Equal to 50%. The duty-
cycle/delay is (value of bits [7:6]) * 25% + ((value of bits [2:0]) + 1) * 3.125%. See the description
for bits [7:6].
Bits [5:3]
Duty-Cycle/Delay Selection for Duty Cycle/Delays Greater Than 50%. The duty-cycle/delay
is (value of bits [7:6]) * 25% + ((value of bits [5:3]) + 1) * 3.125%. See the description for bits [7:6].
Bits [7:6]
Master Duty Cycle Control:
00: duty cycle 3.125% to 25%
01: duty cycle 28.125% to 50%
10: duty cycle 53.125% to 75%
11: duty cycle 78.125% to 96.875%
Example: A 40.625% duty cycle, bits [7:0] are 01 XXX 100, where X is a don’t care because the
duty cycle is not greater than 50%.
Example: The PCM output clock should be delayed 96.875% (31/32) of the input clock period.
Bits [7:0] are 11110XXX, which is 78.125% from bits [7:6] and 18.75% from bits [5:3]. Bits [2:0]
are don’t care (X) because the delay is greater than 50%.
Register 5—Mode Programming
Bit 0
DLL/PLL Mode Selection Bit. 0 = DLL, 1 = PLL. Default is DLL mode.
Bit 1
Reserved.
Bit 2
PLL Phase Detector Feedback Input Selection Bit. 0 = feedback signal from routing/
ExpressCLK
, 1 = feedback from programmable delay line output. Default is 0. Has no effect in
DLL mode.
Bit 3
Reserved.
Bit 4
1x/2x Clock Selection Bit for DLL Mode. 0 = 1x clock output, 1 = 2x clock output. Default is 1x
clock output. Has no effect in PLL mode.
Bits [7:5]
Reserved.


Similar Part No. - OR3T80

ManufacturerPart #DatasheetDescription
logo
Agere Systems
OR3T80 AGERE-OR3T80 Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
OR3T80-5BA352 AGERE-OR3T80-5BA352 Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
OR3T80-5BA352I AGERE-OR3T80-5BA352I Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
OR3T80-5BC432 AGERE-OR3T80-5BC432 Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
OR3T80-5BC432I AGERE-OR3T80-5BC432I Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
More results

Similar Description - OR3T80

ManufacturerPart #DatasheetDescription
logo
Agere Systems
OR3C80-4PS240 AGERE-OR3C80-4PS240 Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
logo
List of Unclassifed Man...
OR2C04A ETC-OR2C04A Datasheet
3Mb / 192P
   Field-Programmable Gate Arrays
logo
Xilinx, Inc
DS022-1 XILINX-DS022-1 Datasheet
89Kb / 5P
   Field Programmable Gate Arrays
DS022 XILINX-DS022 Datasheet
1Mb / 233P
   Field Programmable Gate Arrays
logo
Agere Systems
OR4E2 AGERE-OR4E2 Datasheet
3Mb / 124P
   Field-Programmable Gate Arrays
logo
Lattice Semiconductor
OR2C04A LATTICE-OR2C04A Datasheet
3Mb / 192P
   Field-Programmable Gate Arrays
logo
List of Unclassifed Man...
ATT3000 ETC1-ATT3000 Datasheet
498Kb / 80P
   Field-Programmable Gate Arrays
logo
Texas Instruments
TPC10 TI-TPC10 Datasheet
3Mb / 69P
[Old version datasheet]   CMOS FIELD-PROGRAMMABLE GATE ARRAYS
logo
ATMEL Corporation
AT6000 ATMEL-AT6000 Datasheet
591Kb / 28P
   Coprocessor Field Programmable Gate Arrays
logo
Xilinx, Inc
XC4000E XILINX-XC4000E Datasheet
712Kb / 68P
   XC4000E and XC4000X Series Field Programmable Gate Arrays
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com