Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

R11-0869 Datasheet(PDF) 4 Page - A-Data Technology

Part No. R11-0869
Description  AD3V1600W8G11 DDR3-1600(CL11) 240-Pin VLP R-DIMM 8GB(1024Mx72-bits)
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  A-DATA [A-Data Technology]
Direct Link  http://www.adata.com.tw
Logo A-DATA - A-Data Technology

R11-0869 Datasheet(HTML) 4 Page - A-Data Technology

  R11-0869 Datasheet HTML 1Page - A-Data Technology R11-0869 Datasheet HTML 2Page - A-Data Technology R11-0869 Datasheet HTML 3Page - A-Data Technology R11-0869 Datasheet HTML 4Page - A-Data Technology R11-0869 Datasheet HTML 5Page - A-Data Technology R11-0869 Datasheet HTML 6Page - A-Data Technology R11-0869 Datasheet HTML 7Page - A-Data Technology R11-0869 Datasheet HTML 8Page - A-Data Technology R11-0869 Datasheet HTML 9Page - A-Data Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
 
 
 
 
4
AD3V1600W8G11
DDR3-1600(CL11) 240-Pin VLP R-DIMM
8GB(1024Mx72-bits)
General Description:
The ADATA’s module is a 1024Mx72 bits 8GB(8192MB) DDR3-1600(CL11)-11-11-28
SDRAM memory module. The SPD is programmed to JEDEC standard latency 1600Mbps
timing of 11-11-11-28 at 1.5V. The module is composed of eighteen 512Mx8 bits CMOS DDR3
SDRAMs in FBGA package and one 2Kbit EEPROM in 8pin TDFN package on a 240pin
glass–epoxy printed circuit board.
The module is a Dual In-line Memory Module and intended for mounting onto 240-pins
edge connector sockets. Synchronous design allows precise cycle control with the use of
system clock. Data I/O transactions are possible on both edges of DQS. Range of operating
frequencies, programmable latencies and burst lengths allow the same device to be useful for a
variety of high bandwidth, high performance memory system applications.
Features:
• Power supply (Normal): VDD & VDDQ = 1.5V ± 0.075V
• MRS Cycle with address key programs
- CAS Latency (5,6,7,8,9,10,11)
- Burst Length (BL):8 and 4 with Burst Chop(BC)
• Bi-directional, differential data strobe (DQS and /DQS)
• Differential clock input (CK, /CK) operation
• DLL aligns DQ and DQS transition with CK transition
• Double-data-rate architecture; two data transfers per clock cycle
• 8 independent internal bank
• Internal (self) calibration: Internal self calibration through ZQ pin (RZQ:240 ohm±1%)
• Auto refresh and self refresh
• Average Refresh Period 7.8us at lower then TCASE 85°C, 3.9us at 85°C < TCASE ≤ 95°C
• 8-bit pre-fetch.
• On Die Termination using ODT pin.
• On-board I2C temperature sensor with integrated serial presence-detect (SPD) EEPROM.
• EEPROM software write protect.
• Supports ECC error detection and correction.
• Lead-free products are RoHS Compliant


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn