Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

R11-0869 Datasheet(PDF) 11 Page - A-Data Technology

Part No. R11-0869
Description  AD3V1600W8G11 DDR3-1600(CL11) 240-Pin VLP R-DIMM 8GB(1024Mx72-bits)
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  A-DATA [A-Data Technology]
Direct Link  http://www.adata.com.tw
Logo A-DATA - A-Data Technology

R11-0869 Datasheet(HTML) 11 Page - A-Data Technology

Back Button R11-0869 Datasheet HTML 7Page - A-Data Technology R11-0869 Datasheet HTML 8Page - A-Data Technology R11-0869 Datasheet HTML 9Page - A-Data Technology R11-0869 Datasheet HTML 10Page - A-Data Technology R11-0869 Datasheet HTML 11Page - A-Data Technology R11-0869 Datasheet HTML 12Page - A-Data Technology R11-0869 Datasheet HTML 13Page - A-Data Technology R11-0869 Datasheet HTML 14Page - A-Data Technology R11-0869 Datasheet HTML 15Page - A-Data Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 16 page
background image
 
 
 
11
AD3V1600W8G11
DDR3-1600(CL11) 240-Pin VLP R-DIMM
8GB(1024Mx 72-bits)
 
Input DC & AC Logic Level for single-ended signals:
Parameter
Symbol
Min
Max
Unit
Note
DC Input logic high voltage
VIH (DC)
VREF+100
VDD
mV
1
DC Input logic low voltage
VIL (DC)
VSS
VREF-100
mV
1
AC input logic high
VIH(AC)
VREF + 175
-
mV
1,2
AC input logic low
VIL(AC)
-
VREF – 175
mV
1,2
Note:
1. For DQ and DM, VREF = VREFDQ . For input only pins except RESET, or VREF = VREFCA.
2. See "Overshoot and Undershoot specifications" on component datasheet
 
Input AC Logic Level for differential signals:
Parameter
Symbol
Min
Max
Unit
Note
Differential input high
VIHdiff
+0.2
Note 3
V
1
Differential input low
VILdiff
Note 3
-0.2
V
1
Differential input high AC
VIHdiff(AC)
2 (VIH(ac)-Vref)
Note 3
V
2
Differential input low AC
VILdiff (AC)
Note 3
2 x (VIL(ac) - Vref )
V
2
Notes:
1. Used to define a differential signal slew-rate.
2. For CK - CK use VIH/VIL(ac) of ADD/CMD and VREFCA; for DQS - DQS, DQSL - DQSL, DQSU - DQSU use VIH/VIL(ac) of DQs
and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
3. These values are not defined, however they single-ended signals CK, /CK, DQS, /DQS, DQSL, /DQSL, DQSU, /DQSU need to be
within the respective limits (VIH(dc) max, VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot
on Component Datasheet.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn