Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

ADV7175 Datasheet(PDF) 3 Page - Analog Devices

Part No. ADV7175
Description  Integrated Digital CCIR-601 YCrCb to PAL/NTSC Video Encoder
Download  36 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

ADV7175 Datasheet(HTML) 3 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 3 / 36 page
background image
AC CHARACTERISTICS
1
Parameter
Min
Typ
Max
Units
Condition
Chroma Nonlinear Gain
0.6
±%
Referenced to 40 IRE
Chroma Nonlinear Phase
1
±°
NTSC
Chroma Nonlinear Phase
1.7
±°
PAL
Chroma/Luma Intermod
0.2
±%
Referenced to 714 mV (NTSC)
Chroma/Luma Intermod
0.4
±%
Referenced to 700 mV (PAL)
Chroma/Luma Gain Ineq
0.6
±%
Chroma/Luma Delay Ineq
1
ns
Luminance Nonlinearity
0.8
±%
Chroma AM Noise
60
dB
Chroma PM Noise
59
dB
TIMING–SPECIFICATIONS2
Parameter
Min
Typ
Max
Units
Condition
MPU PORT
1
SCLOCK Frequency
0
100
kHz
SCLOCK High Pulse Width, t1
4.0
µs
SCLOCK Low Pulse Width, t2
4.7
µs
Hold Time (Start Condition), t3
4.0
µs
After this period the first clock pulse is generated
Setup Time (Start Condition), t4
4.7
µs
Relevant for repeated start condition.
Data Setup Time, t5
250
ns
SDATA, SCLOCK Rise Time, t6
1
µs
SDATA, SCLOCK Fall Time, t7
300
ns
Setup Time (Stop Condition), t8
4.7
µs
ANALOG OUTPUTS1, 5
Analog Output Delay
5
ns
DAC Analog Output Skew
0
ns
CLOCK CONTROL
AND PIXEL PORT
6
FCLOCK
24.52 27
29.5
MHz
Clock High Time t9
8ns
Clock Low Time t10
8ns
Data Setup Time t11
3.5
ns
Data Hold Time t12
1ns
Control Setup Time t11
4ns
Control Hold Time t12
2ns
Digital Output Access Time t13
24
ns
Digital Output Hold Time t14
6ns
Pipeline Delay t15
37
Clock Cycles
NOTES
1Guaranteed by characterization.
2TTL input values are 0 to 3 volts, with input rise/fall times
≤ 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and
outputs. Analog Output Load
≤ 3 pF.
3
±5% for all versions.
4Temperature range (T
MIN to TMAX); 0
°C to +70°C.
5Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of full-scale transition.
6Pixel Port consists of the following inputs:
Pixel Inputs:
P15–P0
Pixel Controls:
HSYNC,
FIELD/VSYNC, BLANK
Clock Input:
CLOCK
Specifications subject to change without notice.
ADV7175/ADV7176
REV. A
–3–
(VAA = +5 V
3, V
REF = 1.235 V RSET = 150
. All specifications TMIN to TMAX
4 unless otherwise noted)


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn