Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ADV7123 Datasheet(PDF) 3 Page - Analog Devices

Part No. ADV7123
Description  CMOS, 240 MHz Triple 10-Bit High Speed Video DAC
Download  20 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

ADV7123 Datasheet(HTML) 3 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 3 / 20 page
background image
–3–
REV. B
ADV7123
3.3 V SPECIFICATIONS1
Parameter
Min
Typ
Max
Unit
Test Conditions
2
STATIC PERFORMANCE
Resolution (Each DAC)
10
Bits
RSET = 680
Integral Nonlinearity (BSL)
–1
+0.5
+1
LSB
RSET = 680
Differential Nonlinearity
–1
+0.25
+1
LSB
RSET = 680
DIGITAL AND CONTROL INPUTS
Input High Voltage, VIH
2.0
V
Input Low Voltage, VIL
0.8
V
Input Current, IIN
–1
+1
µAVIN = 0.0 V or VDD
PSAVE Pull-Up Current
20
µA
Input Capacitance, CIN
10
pF
ANALOG OUTPUTS
Output Current
2.0
26.5
mA
Green DAC, Sync = High
2.0
18.5
mA
RGB DAC, Sync = Low
DAC to DAC Matching
1.0
%
Output Compliance Range, VOC
0
1.4
V
Output Impedance, ROUT
70
k
Output Capacitance, COUT
10
pF
Offset Error
0
0
% FSR
Tested with DAC Output = 0 V
Gain Error3
0% FSR
FSR = 17.62 mA
VOLTAGE REFERENCE (Ext.)
Reference Range, VREF
1.12
1.235
1.35
V
VOLTAGE REFERENCE (Int.)
Reference Range, VREF
1.235
V
POWER DISSIPATION
Digital Supply Current
4
2.2
5.0
mA
fCLK = 50 MHz
6.5
12.0
mA
fCLK = 140 MHz
11
15
mA
fCLK = 240 MHz
16
mA
fCLK = 330 MHz
Analog Supply Current
67
72
mA
RSET = 560
8mA
RSET = 4933
Standby Supply Current
2.1
5.0
mA
PSAVE = Low, Digital, and Control
Inputs at VDD
Power Supply Rejection Ratio
0.1
0.5
%/%
NOTES
1These maximum/minimum specifications are guaranteed by characterization to be over the 3.0 V to 3.6 V range.
2Temperature range T
MIN to TMAX: –40
°C to +85°C at 50 MHz and 140 MHz, 0°C to 70°C at 240 MHz and 330 MHz.
3Gain error = {(Measured (FSC)/Ideal (FSC) –1)
× 100}, where Ideal = V
REF /RSET
× K × (3FFH) and K = 7.9896.
4Digital supply is measured with continuous clock with data input corresponding to a ramp pattern and with an input level at 0 V and V
DD.
Specifications subject to change without notice.
(VAA = 3.0 V–3.6 V, VREF = 1.235 V, RSET = 560
, CL = 10 pF. All specifications TMIN to TMAX
2, unless
otherwise noted, TJ MAX = 110 C.)


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn