Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

ADSP-2189M Datasheet(PDF) 5 Page - Analog Devices

Part No. ADSP-2189M
Description  DSP Microcomputer
Download  32 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com

ADSP-2189M Datasheet(HTML) 5 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
 5 / 32 page
background image
Table I. Interrupt Priority and Interrupt Vector Addresses
Interrupt Vector
Source Of Interrupt
Address (Hex)
RESET (or Power-Up with PUCR = 1) 0000 (Highest Priority)
Power-Down (Nonmaskable)
SPORT0 Transmit
SPORT0 Receive
BDMA Interrupt
SPORT1 Transmit or
SPORT1 Receive or
0028 (Lowest Priority)
Interrupt routines can either be nested with higher priority
interrupts taking precedence or processed sequentially. Inter-
rupts can be masked or unmasked with the IMASK register.
Individual interrupt requests are logically ANDed with the bits
in IMASK; the highest priority unmasked interrupt is then
selected. The power-down interrupt is nonmaskable.
The ADSP-2189M masks all interrupts for one instruction cycle
following the execution of an instruction that modifies the IMASK
register. This does not affect serial port autobuffering or DMA
The interrupt control register, ICNTL, controls interrupt nest-
ing and defines the
IRQ0, IRQ1 and IRQ2 external interrupts to
be either edge- or level-sensitive. The
IRQE pin is an external
edge-sensitive interrupt and can be forced and cleared. The
IRQL0 and IRQL1 pins are external level-sensitive interrupts.
The IFC register is a write-only register used to force and clear
interrupts. On-chip stacks preserve the processor status and are
automatically maintained during interrupt handling. The stacks
are twelve levels deep to allow interrupt, loop and subroutine
nesting. The following instructions allow global enable or dis-
able servicing of the interrupts (including power-down), regard-
less of the state of IMASK. Disabling the interrupts does not
affect serial port autobuffering or DMA.
When the processor is reset, interrupt servicing is enabled.
The ADSP-2189M has three low power modes that significantly
reduce the power dissipation when the device operates under
standby conditions. These modes are:
• Power-Down
• Idle
• Slow Idle
The CLKOUT pin may also be disabled to reduce external
power dissipation.
The ADSP-2189M processor has a low power feature that lets
the processor enter a very low power dormant state through
hardware or software control. Here is a brief list of power-
down features. Refer to the ADSP-2100 Family User’s Manual,
Third Edition, “System Interface” chapter, for detailed infor-
mation about the power-down feature.
Quick recovery from power-down. The processor begins
executing instructions in as few as 200 CLKIN cycles.
Support for an externally generated TTL or CMOS proces-
sor clock. The external clock can continue running during
power-down without affecting the lowest power rating and
200 CLKIN cycle recovery.
Support for crystal operation includes disabling the oscillator
to save power (the processor automatically waits approxi-
mately 4096 CLKIN cycles for the crystal oscillator to start
or stabilize) and letting the oscillator run to allow 200 CLKIN
cycle start up.
Power-down is initiated by either the power-down pin
PWD) or the software power-down force bit. Interrupt
support allows an unlimited number of instructions to be
executed before optionally powering down. The power-down
interrupt also can be used as a nonmaskable, edge-sensitive
Context clear/save control allows the processor to continue
where it left off or start with a clean context when leaving the
power-down state.
RESET pin also can be used to terminate power-down.
Power-down acknowledge pin indicates when the processor
has entered power-down.
When the ADSP-2189M is in the Idle Mode, the processor
waits indefinitely in a low power state until an interrupt occurs.
When an unmasked interrupt occurs, it is serviced; execution
then continues with the instruction following the IDLE instruc-
tion. In Idle mode IDMA, BDMA and autobuffer cycle steals
still occur.
Slow Idle
The IDLE instruction is enhanced on the ADSP-2189M to let
the processor’s internal clock signal be slowed, further reducing
power consumption. The reduced clock frequency, a program-
mable fraction of the normal clock rate, is specified by a select-
able divisor given in the IDLE instruction.
The format of the instruction is:
IDLE (n);
where n = 16, 32, 64 or 128. This instruction keeps the proces-
sor fully functional, but operating at the slower clock rate. While
it is in this state, the processor’s other internal clock signals,
such as SCLK, CLKOUT and timer clock, are reduced by the
same ratio. The default form of the instruction, when no clock
divisor is given, is the standard IDLE instruction.
When the IDLE (n) instruction is used, it effectively slows down
the processor’s internal clock and thus its response time to in-
coming interrupts. The one-cycle response time of the standard
idle state is increased by n, the clock divisor. When an enabled
interrupt is received, the ADSP-2189M will remain in the idle
state for up to a maximum of n processor cycles (n = 16, 32, 64,
or 128) before resuming normal operation.
When the IDLE (n) instruction is used in systems that have an
externally generated serial clock (SCLK), the serial clock rate
may be faster than the processor’s reduced internal clock rate.
Under these conditions, interrupts must not be generated at a

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32 

Datasheet Download

Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
ADSP-2184LDSP Microcomputer 1 2 3 4 5 MoreAnalog Devices
ADSP2186DSP Microcomputer 1 2 3 4 5 MoreAnalog Devices
ADSP-2185DSP Microcomputer 1 2 3 4 5 MoreAnalog Devices
ADSP-2185LDSP Microcomputer 1 2 3 4 5 MoreAnalog Devices
ADSP-2186DSP Microcomputer 1 2 3 4 5 MoreAnalog Devices
ADSP-2186LDSP Microcomputer 1 2 3 4 5 MoreAnalog Devices
ADSP-2186L1111DSP Microcomputer 1 2 3 4 5 MoreAnalog Devices
ADSP-2187LDSP Microcomputer 1 2 3 4 5 MoreAnalog Devices
ADSP-2191MDSP Microcomputer 1 2 3 4 5 MoreAnalog Devices
ADSP-21065LDSP Microcomputer 1 2 3 4 5 MoreAnalog Devices

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn