Electronic Components Datasheet Search |
|
AD9832 Datasheet(PDF) 3 Page - Analog Devices |
|
AD9832 Datasheet(HTML) 3 Page - Analog Devices |
3 / 16 page –3– AD9832 REV. A TIMING CHARACTERISTICS (V DD = +3.3 V 10%; +5 V 10%; AGND = DGND = 0 V, unless otherwise noted) Limit at TMIN to TMAX Parameter (B Version) Units Test Conditions/Comments t1 40 ns min MCLK Period t2 16 ns min MCLK High Duration t3 16 ns min MCLK Low Duration t4 50 ns min SCLK Period t5 20 ns min SCLK High Duration t6 20 ns min SCLK Low Duration t7 15 ns min FSYNC to SCLK Falling Edge Setup Time t8 20 ns min FSYNC to SCLK Hold Time SCLK – 5 ns max t9 15 ns min Data Setup Time t10 5 ns min Data Hold Time t11 8 ns min FSELECT, PSEL0, PSEL1 Setup Time Before MCLK Rising Edge t11A* 8 ns min FSELECT, PSEL0, PSEL1 Setup Time After MCLK Rising Edge *See Pin Function Descriptions. Guaranteed by design but not production tested. MCLK t2 t1 t3 Figure 2. Master Clock SCLK FSYNC SDATA t5 t4 t6 t7 t8 t10 t9 D15 D14 D2 D1 D0 D15 D14 Figure 3. Serial Timing t11A t11 VALID DATA VALID DATA VALID DATA MCLK FSELECT PSEL0, PSEL1 Figure 4. Control Timing |
Similar Part No. - AD9832 |
|
Similar Description - AD9832 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |