Electronic Components Datasheet Search
  English  ▼


AD9050 Datasheet(PDF) 9 Page - Analog Devices

Part # AD9050
Description  10-Bit, 40 MSPS/60 MSPS A/D Converter
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9050 Datasheet(HTML) 9 Page - Analog Devices

Back Button AD9050 Datasheet HTML 4Page - Analog Devices AD9050 Datasheet HTML 5Page - Analog Devices AD9050 Datasheet HTML 6Page - Analog Devices AD9050 Datasheet HTML 7Page - Analog Devices AD9050 Datasheet HTML 8Page - Analog Devices AD9050 Datasheet HTML 9Page - Analog Devices AD9050 Datasheet HTML 10Page - Analog Devices AD9050 Datasheet HTML 11Page - Analog Devices AD9050 Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 9 / 12 page
background image
Overdrive of the Analog Input
Special care was taken in the design of the analog input section
of the AD9050 to prevent damage and corruption of data when
the input is overdriven. The nominal input range is +2.788 V to
3.812 V (1.024 V p-p centered at 3.3 V). Out-of-range com-
parators detect when the analog input signal is out of this range
and shut the T/H off. The digital outputs are locked at their
maximum or minimum value (i.e., all “0” or all “1”). This pre-
cludes the digital outputs from changing to an invalid value
when the analog input is out of range.
When the analog input signal returns to the nominal range, the
out-of-range comparators switch the T/H back to the active
mode and the device recovers in approximately 10 ns.
The input is protected to one volt outside the power supply
rails. For nominal power (+5 V and ground), the analog input
will not be damaged with signals from +6.0 V to –1.0 V.
The performance of the AD9050 is very insensitive to the duty
cycle of the clock. Pulse width variations of as much as
will cause no degradation in performance. (see Figure 13, SNR
vs. Clock Pulse Width).
The AD9050 provides latched data outputs, with five pipeline
delays. Data outputs are available one propagation delay (tPD)
after the rising edge of the encode command (refer to the
AD9050 Timing Diagram). The length of the output data lines
and loads placed on them should be minimized to reduce tran-
sients within the AD9050; these transients can detract from the
converter’s dynamic performance.
The minimum guaranteed conversion rate of the AD9050 is
3 MSPS. Below a nominal of 1.5 MSPS the internal T/H
switches to a track function only. This precludes the T/H from
drooping to the rail during the conversion process and mini-
mizes saturation issues. At clock rates below 3 MSPS dynamic
performance degrades. The AD9050 will operate in burst mode
operation, but the user must flush the internal pipeline each
time the clock stops. This requires five clock pulses each time
the clock is restarted for the first valid data output (refer to Fig-
ure 2 Timing Diagram).
Power Dissipation
The power dissipation specification in the parameter table is
measured under the following conditions: encode is 40 MSPS
or 60 MSPS, analog input is –0.5 dBFS at 10.3 MHz, the digi-
tal outputs are loaded with approximately 7 pF (10 pF maxi-
mum) and VDD is 5 V. These conditions intend to reflect actual
usage of the device.
As shown in Figure 4, the actual power dissipation varies based
on these conditions. For instance, reducing the clock rate will
reduce power as expected for CMOS-type devices. Also the
loading determines the power dissipated in the output stages.
From an ac standpoint, the capacitive loading will be the key
(refer to Equivalent Output Stage).
The analog input frequency and amplitude in conjunction with
the clock rate determine the switching rate of the output data
bits. Power dissipation increases as more data bits switch at
faster rates. For instance, if the input is a dc signal that is out of
range, no output bits will switch. This minimizes power in the
output stages, but is not realistic from a usage standpoint.
The dissipation in the output stages can be minimized by inter-
facing the outputs to 3 V logic (refer to USING THE AD9050,
3 V System). The lower output swings minimize consumption.
Refer to Figure 4 for performance characteristics.
Voltage Reference
A stable and accurate +2.5 V voltage reference is built into the
AD9050 (Pin 3, VREF Output). In normal operation the internal
reference is used by strapping Pins 3 and 4 of the AD9050 to-
gether. The internal reference has 500
µA of extra drive current
that can be used for other circuits.
Some applications may require greater accuracy, improved tem-
perature performance, or adjustment of the gain of the AD9050,
which cannot be obtained by using the internal reference. For
these applications, an external +2.5 V reference can be used to
connect to Pin 4 of the AD9050. The VREFIN requires 5
µA of
drive current.
The input range can be adjusted by varying the reference volt-
age applied to the AD9050. No appreciable degradation in per-
formance occurs when the reference is adjusted
±5%. The
full-scale range of the ADC tracks reference voltage changes

Similar Part No. - AD9050

ManufacturerPart #DatasheetDescription
Analog Devices
AD9050 AD-AD9050_15 Datasheet
154Kb / 12P
   10-Bit, 40 MSPS/60 MSPS A/D Converter
More results

Similar Description - AD9050

ManufacturerPart #DatasheetDescription
Analog Devices
AD9050 AD-AD9050_15 Datasheet
154Kb / 12P
   10-Bit, 40 MSPS/60 MSPS A/D Converter
AD9057 AD-AD9057 Datasheet
184Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
AD9057BRSZ-40 AD-AD9057BRSZ-40 Datasheet
286Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
AD9057 AD-AD9057_03 Datasheet
360Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
AD9057BRSZ-80 AD-AD9057BRSZ-80 Datasheet
172Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
AD9057BRSZ-60 AD-AD9057BRSZ-60 Datasheet
360Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
AD9057 AD-AD9057_15 Datasheet
360Kb / 12P
   8-Bit 40 MSPS/60 MSPS/80 MSPS A/D Converter
AD9051 AD-AD9051_15 Datasheet
644Kb / 11P
   10-Bit, 60 MSPS A/D Converter
Cadeka Microcircuits LL...
SPT7866 CADEKA-SPT7866 Datasheet
148Kb / 8P
Analog Devices
AD9051BRSZ AD-AD9051BRSZ Datasheet
644Kb / 11P
   10-Bit, 60 MSPS A-D Converter
More results

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com