Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AD7714ARS-5 Datasheet(PDF) 17 Page - Analog Devices

Part # AD7714ARS-5
Description  3 V/5 V, CMOS, 500 uA Signal Conditioning ADC
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7714ARS-5 Datasheet(HTML) 17 Page - Analog Devices

Back Button AD7714ARS-5 Datasheet HTML 13Page - Analog Devices AD7714ARS-5 Datasheet HTML 14Page - Analog Devices AD7714ARS-5 Datasheet HTML 15Page - Analog Devices AD7714ARS-5 Datasheet HTML 16Page - Analog Devices AD7714ARS-5 Datasheet HTML 17Page - Analog Devices AD7714ARS-5 Datasheet HTML 18Page - Analog Devices AD7714ARS-5 Datasheet HTML 19Page - Analog Devices AD7714ARS-5 Datasheet HTML 20Page - Analog Devices AD7714ARS-5 Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 40 page
background image
2
AD7714
REV. C
–17–
Filter Registers. Power On/Reset Status: Filter High Register: 01 Hex. Filter Low Register: 40 Hex.
There are two 8-bit Filter Registers on the AD7714 from which data can either be read or to which data can be written. Tables IX
and X outline the bit designations for the Filter Registers.
Table IX. Filter High Register (RS2–RS0 = 0, 1, 0)
B/U
WL
BST
ZERO
FS11
FS10
FS9
FS8
A Versions
B/U
WL
BST
CLKDIS
FS11
FS10
FS9
FS8
Y Versions
Table X. Filter Low Register (RS2–RS0 = 0, 1, 1)
FS7
FS6
FS5
FS4
FS3
FS2
FS1
FS0
All Versions
B/U
Bipolar/Unipolar Operation. A 0 in this bit selects Bipolar Operation. This is the default (Power-On or RESET)
status of this bit. A 1 in this bit selects unipolar operation.
WL
Word Length. A 0 in this bit selects 16-bit word length when reading from the data register (i.e.,
DRDY returns
high after 16 serial clock cycles in the read operation). This is the default (Power-On or RESET) status of this
bit. A 1 in this bit selects 24-bit word length.
BST
Current Boost. A 0 in this bit reduces the current taken by the analog front end. When the part is operated with
fCLK IN = 1 MHz or at gains of 1 to 4 with fCLK IN = 2.4576 MHz, this bit should be 0 to reduce the current
drawn from AVDD, although the device will operate just as well with this bit at a 1. When the AD7714 is oper-
ated at gains of 8 to 128 with fCLK IN = 2.4576 MHz, this bit must be 1 to ensure correct operation of the
device. The Power-On or RESET status of this bit is 0.
ZERO
To ensure correct operation of the A Versions of the part, a 0 must be written to this bit.
CLKDIS
Master Clock Disable Bit. A Logic 1 in this bit disables the master clock from appearing at the MCLKOUT
pin. When disabled, the MCLKOUT pin is forced low. This feature allows the user the flexibility of using the
MCLKOUT as a clock source for other devices in the system or for turning off the MCLKOUT as a power
saving feature. When using an external master clock or the MCLKIN pin, the AD7714 continues to have inter-
nal clocks and will convert normally with its CLKDIS bit active. When using a crystal oscillator or ceramic
resonator across the MCLK IN or MCLKOUT pins, the AD7714 clock is stopped and no conversions take
place when the CLKDIS bit is active.
FS11–FS0
Filter Selection. The on-chip digital filter provides a Sinc3 (or (Sinx/x)3 ) filter response. The 12 bits of data
programmed into these bits determine the filter cut-off frequency, the position of the first notch of the filter and
the data rate for the part. In association with the gain selection, it also determines the output noise (and hence
the effective resolution) of the device.
The first notch of the filter occurs at a frequency determined by the relationship:
filter first notch frequency = (fCLK IN/128)/code
where code is the decimal equivalent of the code in bits FS0 to FS11 and is in the range 19 to 4,000. With the
nominal fCLK IN of 2.4576 MHz, this results in a first notch frequency range from 4.8 Hz to 1.01 kHz. To
ensure correct operation of the AD7714, the value of the code loaded to these bits must be within this range.
Failure to do this will result in unspecified operation of the device.
Changing the filter notch frequency, as well as the selected gain, impacts resolution. Tables I through IV show
the effect of the filter notch frequency and gain on the effective resolution of the AD7714. The output data rate
(or effective conversion time) for the device is equal to the frequency selected for the first notch of the filter. For
example, if the first notch of the filter is selected at 50 Hz then a new word is available at a 50 Hz rate or every
20 ms. If the first notch is at 1 kHz, a new word is available every 1 ms.
The settling time of the filter to a full-scale step input change is worst case 4
× 1/(output data rate). For
example, with the first filter notch at 50 Hz, the settling time of the filter to a full-scale step input change is
80 ms max. This settling time can be reduced to 3
× 1/(output data rate) by synchronizing the step input
change to a reset of the digital filter. In other words, if the step input takes place with the
SYNC input low or
the FSYNC bit high, the settling time will be 3
× 1/(output data rate) from when SYNC returns high or
FSYNC returns low. If a change of channel takes place, the settling time is 3
× 1/(output data rate) regardless of
the
SYNC or FSYNC status as the part issues an internal SYNC command when requested to change channels.
The –3 dB frequency is determined by the programmed first notch frequency according to the relationship:
filter –3 dB frequency = 0.262
× filter first notch frequency.


Similar Part No. - AD7714ARS-5

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7714ARS-5 AD-AD7714ARS-5 Datasheet
298Kb / 40P
   3 V/5 V, CMOS, 500 mu A Signal Conditioning ADC
REV. C
AD7714ARS-5 AD-AD7714ARS-5 Datasheet
298Kb / 40P
   3 V/5 V, CMOS,500 mA Signal Conditioning ADC
REV. C
AD7714ARS-5 AD-AD7714ARS-5 Datasheet
349Kb / 41P
   Signal Conditioning ADC
More results

Similar Description - AD7714ARS-5

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7714YRZ AD-AD7714YRZ Datasheet
298Kb / 40P
   3 V/5 V, CMOS,500 mA Signal Conditioning ADC
REV. C
AD7714ARSZ-5 AD-AD7714ARSZ-5 Datasheet
298Kb / 40P
   3 V/5 V, CMOS, 500 mA Signal Conditioning ADC
REV. C
AD7714YNZ AD-AD7714YNZ Datasheet
298Kb / 40P
   3 V/5 V, CMOS, 500 mA Signal Conditioning ADC
REV. C
AD7714ANZ-5 AD-AD7714ANZ-5 Datasheet
298Kb / 40P
   3 V/5 V, CMOS, 500 mu A Signal Conditioning ADC
REV. C
AD7714ARZ-5 AD-AD7714ARZ-5 Datasheet
298Kb / 40P
   3 V/5 V, CMOS, 500 UASignal Conditioning ADC
REV. C
AD7715 AD-AD7715 Datasheet
474Kb / 31P
   3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
REV. C
AD7712 AD-AD7712_15 Datasheet
258Kb / 28P
   Signal Conditioning ADC
REV. F
AD7711 AD-AD7711_17 Datasheet
354Kb / 29P
   Signal Conditioning ADC
AD7714 AD-AD7714_17 Datasheet
349Kb / 41P
   Signal Conditioning ADC
AD7710 AD-AD7710 Datasheet
220Kb / 28P
   Signal Conditioning ADC
REV. F
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com