Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD5220 Datasheet(PDF) 2 Page - Analog Devices

Part No. AD5220
Description  Increment/Decrement Digital Potentiometer
Download  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD5220 Datasheet(HTML) 2 Page - Analog Devices

  AD5220 Datasheet HTML 1Page - Analog Devices AD5220 Datasheet HTML 2Page - Analog Devices AD5220 Datasheet HTML 3Page - Analog Devices AD5220 Datasheet HTML 4Page - Analog Devices AD5220 Datasheet HTML 5Page - Analog Devices AD5220 Datasheet HTML 6Page - Analog Devices AD5220 Datasheet HTML 7Page - Analog Devices AD5220 Datasheet HTML 8Page - Analog Devices AD5220 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
–2–
REV. 0
AD5220–SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
Parameter
Symbol
Conditions
Min
Typ
1
Max
Units
DC CHARACTERISTICS RHEOSTAT MODE Specifications Apply to All VRs
Resistor Differential NL2
R-DNL
RWB, VA = NC, RAB = 10 kΩ
–1
±0.4
+1
LSB
RWB, VA = NC, RAB = 50 kΩ or 100 kΩ
–0.5
±0.1
+0.5
LSB
Resistor Nonlinearity
2
R-INL
RWB, VA = NC, RAB = 10 kΩ
–1
±0.5
+1
LSB
RWB, VA = NC, RAB = 50 kΩ or 100 kΩ
–0.5
±0.1
+0.5
LSB
Nominal Resistor Tolerance
∆RT
A = +25°C
–30
+30
%
Resistance Temperature Coefficient
∆R
AB/∆TVAB = VDD, Wiper = No Connect
800
ppm/
°C
Wiper Resistance
RW
IW = VDD/R, VDD = +3 V or +5 V
40
100
DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE Specifications Apply to All VRs
Resolution
N
7
Bits
Integral Nonlinearity3
INL
RAB = 10 kΩ
–1
±0.5
+1
LSB
RAB = 50 kΩ, 100 kΩ
–0.5
±0.2
+0.5
LSB
Differential Nonlinearity Error
3
DNL
RAB = 10 kΩ
–1
±0.4
+1
LSB
RAB = 50 kΩ, 100 kΩ
–0.5
±0.1
+0.5
LSB
Voltage Divider Temperature Coefficient
∆V
W/∆T
Code = 40H
20
ppm/
°C
Full-Scale Error
VWFSE
Code = 7FH
–2
–0.5
0
LSB
Zero-Scale Error
VWZSE
Code = 00H
0
+0.5
+1
LSB
RESISTOR TERMINALS
Voltage Range
4
VA, VB, VW
0VDD
V
Capacitance5 A, B
CA, CB
f = 1 MHz, Measured to GND, Code = 40H
10
pF
Capacitance
5 WC
W
f = 1 MHz, Measured to GND, Code = 40H
48
pF
Common-Mode Leakage
ICM
VA = VB = VW
7.5
nA
DIGITAL INPUTS AND OUTPUTS
Input Logic High
VIH
VDD = +5 V/+3 V
2.4/2.1
V
Input Logic Low
VIL
VDD = +5 V/+3 V
0.8/0.6
V
Input Current
IIL
VIN = 0 V or +5 V
±1
µA
Input Capacitance
5
CIL
5pF
POWER SUPPLIES
Power Supply Range
VDD
2.7
5.5
V
Supply Current
IDD
VIH = +5 V or VIL = 0 V, VDD = +5 V
15
40
µA
Power Dissipation6
PDISS
VIH = +5 V or VIL = 0 V, VDD = +5 V
75
200
µW
Power Supply Sensitivity
PSS
0.004
0.015
%/%
DYNAMIC CHARACTERISTICS
5, 7, 8
Bandwidth –3 dB
BW_10K
RAB = 10 kΩ, Code = 40H
650
kHz
BW_50K
RAB = 50 kΩ, Code = 40H
142
kHz
BW_100K
RAB = 100 kΩ, Code = 40H
69
kHz
Total Harmonic Distortion
THDW
VA =1 V rms + 2.5 V dc, VB = 2.5 V dc, f = 1 kHz
0.002
%
VW Settling Time
tS
VA = VDD, VB = 0 V, 50% of Final Value,
10K/50K/100K
0.6/3/6
µs
Resistor Noise Voltage
eNWB
RWB = 5 kΩ, f = 1 kHz
14
nV/
√Hz
INTERFACE TIMING CHARACTERISTICS Applies to All Parts
5, 9
Input Clock Pulsewidth
tCH, tCL
Clock Level High or Low
25
ns
CS to CLK Setup Time
tCSS
20
ns
CS Rise to Clock Hold Time
tCSH
20
ns
U/D to Clock Fall Setup Time
tUDS
10
ns
NOTES
1Typicals represent average readings at +25
°C and V
DD = +5 V.
2Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper
positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. See Figure 29 test circuit.
3INL and DNL are measured at V
W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V A = VDD and VB = 0 V.
DNL specification limits of
± 1 LSB maximum are guaranteed monotonic operating conditions. See Figure 28 test circuit.
4Resistor terminals A, B, W have no limitations on polarity with respect to each other.
5Guaranteed by design and not subject to production test.
6P
DISS is calculated from (IDD × VDD). CMOS logic level inputs result in minimum power dissipation.
7Bandwidth, noise and settling time are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest band-
width. The highest R value results in the minimum overall power consumption.
8All dynamic characteristics use V
DD = +5 V.
9See timing diagrams for location of measured values. All input control voltages are specified with t
R = tF = 1 ns (10% to 90% of VDD) and timed from a voltage level
of 1.6 V. Switching characteristics are measured using both VDD = +3 V or +5 V.
Specifications subject to change without notice.
(VDD = +3 V
10% or +5 V
10%, VA = +VDD, VB = 0 V, –40 C < TA < +85 C unless
otherwise noted)


Html Pages

1  2  3  4  5  6  7  8  9  10 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn