Electronic Components Datasheet Search |
|
ACE5372 Datasheet(PDF) 14 Page - ACE Technology Co., LTD. |
|
ACE5372 Datasheet(HTML) 14 Page - ACE Technology Co., LTD. |
14 / 31 page ACE5372 Low Power Real-Time Clock (RTC) VER 1.3 14 This bit is set to “1” when periodic interrupt pulses are output ( INTRA or INTRB= “L”). The CTFG bit may be set only to “0” in the interrupt level mode. Setting this bit to “0” sets either the INTRA or theINTRB to OFF (“H”). When this bit is set to “1” nothing happens. AAFG, BAFG ALARM-A, ALARM-B Flag Bit ALARM-A,ALARM-B Description Operation 0 Unmatched alarm register with clock counter Default 1 Matched alarm register with clock counter * The alarm interruption is enabled only when the AALE, BALE bits are set to “1”. This bit turns to “1” when matched time is sensed for each alarm. * The AAFG, BAFG bit may be set only to “0”. Setting this bit to “0” sets either the INTRA or the INTRB to the OFF “H”. When this bit is set to “1” nothing happens. When the AALE, BALE bit is set to “0”, alarm operation is disabled and “0” is read from the AAFG, BAFG bit. Output Relationships Between AAFG(BAFG)Bit and INTRA(INTRB) |
Similar Part No. - ACE5372_11 |
|
Similar Description - ACE5372_11 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |