Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD28MSP02 Datasheet(PDF) 13 Page - Analog Devices

Part No. AD28MSP02
Description  Voiceband Signal Port
Download  20 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD28MSP02 Datasheet(HTML) 13 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
 13 / 20 page
background image
AD28msp02
REV. 0
–13–
TIMING PARAMETERS
Clock Signals
Parameter
Min
Max
Unit
Timing Requirement:
tMCK
MCLK Period
76.9
76.9
ns
tMKL
MCLK Width Low
0.5tMCK – 10
0.5tMCK + 10
ns
tMKH
MCLK Width High
0.5tMCK – 10
0.5tMCK + 10
ns
Switching Characteristic:
tSCK
SCLK Period
5tMCK
ns
tSKL
SCLK Width Low
3tMCK – 10
3tMCK + 10
ns
tSKH
SCLK Width High
2tMCK – 10
2tMCK + 10
ns
MCLK
SCLK
t
MCK
t MKL
t MKH
tSCK
tSKL
tSKH
Figure 12. Clock Signals
Serial Port 3-State
Parameter
Min
Max
Unit
Switching Characteristic:
tSPD
CS Low to SDO, SDOFS, SCLK Disable
25
ns
tSPE
CS High to SDO, SDOFS, SCLK Enable
0
ns
tSPV
CS High to SDO, SDOFS, SCLK Valid
10
ns
CS
SDO
SDOFS
SCLK
tSPD
t
SPE
t
SPV
Figure 13. Serial Port 3-State


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn