Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD5144BRUZ100 Datasheet(PDF) 32 Page - Analog Devices

Part No. AD5144BRUZ100
Description  The AD5124/AD5144/AD5144A potentiometers provide a nonvolatile solution for 128-/256-position adjustment applications, offering guaranteed low resistor tolerance errors of ±8% and up to ±6 mA current density in the Ax, Bx, and Wx pins.
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5144BRUZ100 Datasheet(HTML) 32 Page - Analog Devices

Back Button AD5144BRUZ100 Datasheet HTML 28Page - Analog Devices AD5144BRUZ100 Datasheet HTML 29Page - Analog Devices AD5144BRUZ100 Datasheet HTML 30Page - Analog Devices AD5144BRUZ100 Datasheet HTML 31Page - Analog Devices AD5144BRUZ100 Datasheet HTML 32Page - Analog Devices AD5144BRUZ100 Datasheet HTML 33Page - Analog Devices AD5144BRUZ100 Datasheet HTML 34Page - Analog Devices AD5144BRUZ100 Datasheet HTML 35Page - Analog Devices AD5144BRUZ100 Datasheet HTML 36Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 32 / 36 page
background image
AD5124/AD5144/AD5144A
Data Sheet
Rev. A | Page 32 of 36
If the part is configured in linear gain setting mode, the resistance
between Terminal W and Terminal A is directly proportional
to the code loaded in the associate RDAC register. The general
equations for this operation are
AD5124:
W
AB
WB
R
R
D
D
R
128
)
(
From 0x00 to 0x7F
(5)
AD5144/AD5144A:
W
AB
WB
R
R
D
D
R
256
)
(
From 0x00 to 0xFF
(6)
where:
D is the decimal equivalent of the binary code in the 7-bit/8-bit
RDAC register.
RAB is the end-to-end resistance.
RW is the wiper resistance.
In the bottom scale condition or top scale condition, a finite
total wiper resistance of 40 Ω is present. Regardless of which
setting the part is operating in, limit the current between
Terminal A to Terminal B, Terminal W to Terminal A, and
Terminal W to Terminal B to the maximum continuous
current of ±6 mA or to the pulse current specified in Table 7.
Otherwise, degradation or possible destruction of the internal
switch contact can occur.
PROGRAMMING THE POTENTIOMETER DIVIDER
Voltage Output Operation
The digital potentiometer easily generates a voltage divider at
wiper-to-B and wiper-to-A that is proportional to the input voltage
at A to B, as shown in Figure 47.
W
A
B
VA
VOUT
VB
Figure 47. Potentiometer Mode Configuration
Connecting Terminal A to 5 V and Terminal B to ground
produces an output voltage at the Wiper W to Terminal B
ranging from 0 V to 5 V. The general equation defining the
output voltage at VW with respect to ground for any valid
input voltage applied to Terminal A and Terminal B is
B
AB
AW
A
AB
WB
W
V
R
D
R
V
R
D
R
D
V
)
(
)
(
)
(
(7)
where:
RWB(D) can be obtained from Equation 1 and Equation 2.
RAW(D) can be obtained from Equation 3 and Equation 4.
Operation of the digital potentiometer in the divider mode results
in a more accurate operation over temperature. Unlike the
rheostat mode, the output voltage is dependent mainly on the
ratio of the internal resistors, RAW and RWB, and not the absolute
values. Therefore, the temperature drift reduces to 5 ppm/°C.
TERMINAL VOLTAGE OPERATING RANGE
The AD5124/AD5144/AD5144A are designed with internal ESD
diodes for protection. These diodes also set the voltage boundary
of the terminal operating voltages. Positive signals present on
Terminal A, Terminal B, or Terminal W that exceed VDD are
clamped by the forward-biased diode. There is no polarity
constraint between VA, VW, and VB, but they cannot be higher
than VDD or lower than VSS.
VDD
A
W
B
VSS
Figure 48. Maximum Terminal Voltages Set by VDD and VSS
POWER-UP SEQUENCE
Because there are diodes to limit the voltage compliance at
Terminal A, Terminal B, and Terminal W (see Figure 48), it is
important to power up VDD first before applying any voltage to
Terminal A, Terminal B, and Terminal W. Otherwise, the diode
is forward-biased such that VDD is powered unintentionally. The
ideal power-up sequence is VSS, VDD, VLOGIC, digital inputs, and
VA, VB, and VW. The order of powering VA, VB, VW, and digital
inputs is not important as long as they are powered after VSS,
VDD, and VLOGIC. Regardless of the power-up sequence and the
ramp rates of the power supplies, once VDD is powered, the
power-on preset activates, which restores EEPROM values to
the RDAC registers.
LAYOUT AND POWER SUPPLY BIASING
It is always a good practice to use a compact, minimum lead
length layout design. Ensure that the leads to the input are as
direct as possible with a minimum conductor length. Ground
paths should have low resistance and low inductance. It is also
good practice to bypass the power supplies with quality capacitors.
Apply low equivalent series resistance (ESR) 1 μF to 10 μF
tantalum or electrolytic capacitors at the supplies to minimize
any transient disturbance and to filter low frequency ripple.
Figure 49 illustrates the basic supply bypassing configuration
for the AD5124/AD5144/AD5144A.
VDD VLOGIC
VDD
VLOGIC
+
VSS
C1
0.1µF
C3
10µF
+
C6
10µF
C5
0.1µF
+
C2
0.1µF
C4
10µF
VSS
AD5124/
AD5144/
AD5144A
GND
Figure 49. Power Supply Bypassing


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn