Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD1877 Datasheet(PDF) 3 Page - Analog Devices

Part No. AD1877
Description  Single-Supply 16-Bit Stereo ADC
Download  18 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD1877 Datasheet(HTML) 3 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 3 / 18 page
background image
DIGITAL I/O
Min
Typ
Max
Unit
Input Voltage HI (VIH)
2.4
V
Input Voltage LO (VIL)
0.8
V
Input Leakage (IIH @ VIH = 5 V)
10
µA
Input Leakage (IIL @ VIL = 0 V)
10
µA
Output Voltage HI (VOH @ IOH = –2 mA)
2.4
V
Output Voltage LO (VOL @ IOL = 2 mA)
0.4
V
Input Capacitance
15
pF
DIGITAL TIMING (Guaranteed over 0
°C to 70°C, DV
DD = AVDD = 5 V
± 5%. Refer to Figures 17–19.)
Min
Typ
Max
Unit
tCLKIN
CLKIN Period
48
81
780
ns
FCLKIN
CLKIN Frequency (1/tCLKIN)
1.28
12.288
20.48
MHz
tCPWL
CLKIN LO Pulsewidth
15
ns
tCPWH
CLKIN HI Pulsewidth
15
ns
tRPWL
RESET LO Pulsewidth
50
ns
tBPWL
BCLK LO Pulsewidth
15
ns
tBPWH
BCLK HI Pulsewidth
15
ns
tDLYCKB
CLKIN Rise to BCLK Xmit (Master Mode)
15
ns
tDLYBLR
BCLK Xmit to L
RCK Transition (Master Mode)
15
ns
tDLYBWR
BCLK Xmit to WCLK Rise
10
ns
tDLYBWF
BCLK Xmit to WCLK Fall
10
ns
tDLYDT
BCLK Xmit to Data/Tag Valid (Master Mode)
10
ns
tSETLRBS
L
RCK Setup to BCLK Sample (Slave Mode)
10
ns
tDLYLRDT
L
RCK Transition to Data/TAG Valid (Slave Mode)
No MSB Delay Mode (for MSB Only)
40
ns
tSETWBS
WCLK Setup to BCLK Sample (Slave Mode)
Data Position Controlled by WCLK Input Mode
10
ns
tDLYBDT
BCLK Xmit to DATA/TAG Valid (Slave Mode)
All Bits Except MSB in No MSB Delay Mode
All Bits in MSB Delay Mode
10
ns
POWER
Min
Typ
Max
Unit
Supplies
Voltage, Analog and Digital
4.75
5
5.25
V
Analog Current
35
43
mA
Analog Current—Power Down (CLKIN Running)
6
26
µA
Digital Current
16
20
mA
Digital Current—Power Down (CLKIN Running)
13
39
µA
Dissipation
Operation—Both Supplies
255
315
mW
Operation—Analog Supply
175
215
mW
Operation—Digital Supply
80
100
mW
Power Down—Both Supplies (CLKIN Running)
95
325
µW
Power Down—Both Supplies (CLKIN Not Running)
5
µW
Power Supply Rejection (See TPC 5)
1 kHz 300 mV p-p Signal at Analog Supply Pins
76
dB
20 kHz 300 mV p-p Signal at Analog Supply Pins
71
dB
Stopband (
≥0.55 × FS)—any 300 mV p-p Signal
80
dB
AD1877
REV. A
–3–


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn