Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

AD14060BF-4 Datasheet(PDF) 39 Page - Analog Devices

Part No. AD14060BF-4
Description  Quad-SHARC DSP Multiprocessor Family
Download  44 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD14060BF-4 Datasheet(HTML) 39 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
 39 / 44 page
background image
AD14060/AD14060L
–39–
REV. A
AD14060/AD14060L ASSEMBLY
RECOMMENDATIONS
SOCKET INFORMATION
Standard sockets and carriers are available for the AD14060/
AD14060L, if needed. Socket part number IC53-3084-262 and
carrier part number ICC-308-1 are available from Yamaichi
Electronics.
Trim and Form
The AD14060/AD14060L will be shipped as shown on the final
page of the data sheet with untrimmed and unformed leads and
with the nonconductive tie bar in place. This avoids disturbance of
lead spacing and coplanarity prior to assembly. Optimally, the
leads should be trimmed, formed and solder-dipped just prior to
placement on the board.
Trim/Form can be accomplished with a Universal Trim/Form,
Customer-Designed Trim/Form, or with the Analog Devices’
Developed Tooling described below.
A trim/form tool specific to the AD14060/AD14060L has been
developed and is available for use by all parties at:
Tintronics Industries
2122-A Metro Circle
Huntsville, AL 35801
205-650-0220
Contact Person: Tom Rice
The package outline and dimensions resulting from this tool are
shown below. (Alternatively, the package can also be trimmed/
formed for cavity-down placement.)
LOAD CAPACITANCE – pF
0
2
0
20
40
60
80
100
120
Y = 0.0796X + 1.17
Y = 0.0467X + 0.55
RISE TIME
FALL TIME
140
160
180
200
4
6
8
10
12
14
16
18
Figure 33. Typical Output Rise Time (10%–90% VDD) vs.
Load Capacitance (VDD = 3.3 V)
LOAD CAPACITANCE – pF
0
0
20
40
60
80
100
120
Y = 0.0391X + 0.36
Y = 0.0305X + 0.24
RISE TIME
FALL TIME
140
160
180
200
1
2
3
4
5
6
7
8
9
Figure 34. Typical Output Rise Time (0.8 V –2.0 V) vs.
Load Capacitance (VDD = 3.3 V)
LOAD CAPACITANCE – pF
5
–1
25
200
50
75
100
125
150
175
4
3
2
1
NOMINAL
–0.7
4.5
Y = 0.0329X - 1.65
Figure 35. Typical Output Delay or Hold vs. Load Capaci-
tance (at Maximum Case Temperature) (VDD = 3.3 V)
0.170
(4.318)
2.110 (53.59)
2.210
±0.010 (56.134 ±0.254)
0.016 MIN
0 TO 10 MILS
0
° TO 8°
DETAIL "A"


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn