Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD10265AZ Datasheet(PDF) 3 Page - Analog Devices

Part No. AD10265AZ
Description  Dual Channel, 12-Bit, 65 MSPS A/D Converter with Analog Input Signal Conditioning
Download  18 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD10265AZ Datasheet(HTML) 3 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 3 / 18 page
background image
Test
Mil
AD10265AZ
Parameter
Temp
Level
Subgroup
Min
Typ
Max
Units
SPURIOUS-FREE DYNAMIC RANGE
9
Analog Input @ 1.24 MHz
+25
°C
I
4
75
80
dBFS
Full
II
5, 6
75
80
dBFS
@ 17 MHz
+25
°C
I
4
72
80
dBFS
Full
II
5, 6
72
79
dBFS
@ 32 MHz
+25
°C
I
4
72
79
dBFS
Full
II
5, 6
72
79
dBFS
TWO-TONE IMD REJECTION
10
f1, f2 @ –7 dBFS
Full
II
4, 5, 6
72
80
dBc
CHANNEL-TO-CHANNEL ISOLATION
11
+25
°CIV
12
80
dB
LINEARITY
Differential Nonlinearity
(Encode = 20 MHz)
+25
°C
IV
12
–1.0
±0.5
1.5
LSB
Integral Nonlinearity
(Encode = 20 MHz)
Full
V
±1.25
LSB
DIGITAL OUTPUTS
Logic Compatibility
CMOS
Logic “1” Voltage
Full
I
1, 2, 3
2.8
DVCC – 0.2
V
Logic “0” Voltage
Full
I
1, 2, 3
0.2
0.5
V
Output Coding
Twos Complement
POWER SUPPLY
AVCC Supply Voltage
Full
VI
+5.0
V
I (AVCC) Current
Full
V
336
mA
AVEE Supply Voltage
Full
VI
–5.0
V
I (AVEE) Current
Full
V
66
mA
DVCC Supply Voltage
Full
VI
+3.3
V
I (DVCC) Current
Full
V
20
mA
ICC (Total) Supply Current
Full
I
1, 2, 3
422
520
mA
Power Dissipation (Total)
Full
I
1, 2, 3
2.1
2.4
W
Power Supply Rejection Ratio (PSRR)
Full
IV
7, 8
0.01
0.02
% FSR/% VS
NOTES
1Gain tests are performed on A
IN1 over specified input voltage range.
2Input capacitance specifications show only ceramic package capacitance.
3Full power bandwidth is the frequency at which the spectral power of the fundamental frequency (as determined by FFT analysis) is reduced by 3 dB.
4ENCODE driven by single-ended source;
ENCODE bypassed to ground through 0.01
µF capacitor.
5ENCODE may also be driven differentially in conjunction with
ENCODE; see “Encoding the AD10265” for details.
6Minimum and maximum conversion rates allow for variation in Encode Duty Cycle of 50%
± 5%.
7Analog Input signal power at –1 dBFS; signal-to-noise ratio (SNR) is the ratio of signal level to total noise (first 5 harmonics removed). Encode = 65 MSPS.
8Analog Input signal power at –1 dBFS; signal-to-noise and distortion (SINAD) is the ratio of signal level to total noise + harmonics. Encode = 65 MSPS.
9Analog Input signal equal –1 dBFS; SFDR is ratio of converter full scale to worst spur.
10Both input tones at –7 dBFS; two tone intermodulation distortion (IMD) rejection is the ratio of either tone to the worst 3rd order intermod product. f1 = 17.0 MHz
± 100 kHz, f 2 = 18.0 MHz ± 100 kHz.
11Channel-to-channel isolation tested with A channel/50 ohm terminated <A
IN2 grounded, and a full-scale signal applied to B channel (A IN1).
All specifications guaranteed within 100 ms of initial power up regardless of sequencing.
Specifications subject to change without notice.
AD10265
–3–
REV. 0


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn