Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

EN6370B Datasheet(PDF) 29 Page - Sanyo Semicon Device

Part No. EN6370B
Description  LCD Display Driver with Key Input Function
Download  38 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  SANYO [Sanyo Semicon Device]
Homepage  https://www.sanyo-av.com/us/
Logo SANYO - Sanyo Semicon Device

EN6370B Datasheet(HTML) 29 Page - Sanyo Semicon Device

Back Button EN6370B Datasheet HTML 25Page - Sanyo Semicon Device EN6370B Datasheet HTML 26Page - Sanyo Semicon Device EN6370B Datasheet HTML 27Page - Sanyo Semicon Device EN6370B Datasheet HTML 28Page - Sanyo Semicon Device EN6370B Datasheet HTML 29Page - Sanyo Semicon Device EN6370B Datasheet HTML 30Page - Sanyo Semicon Device EN6370B Datasheet HTML 31Page - Sanyo Semicon Device EN6370B Datasheet HTML 32Page - Sanyo Semicon Device EN6370B Datasheet HTML 33Page - Sanyo Semicon Device Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 38 page
background image
LC75808W
No.6370-29/38
2. LC75808W internal block states during the system reset
• CLOCK GENERATOR
Reset is applied and the base clock is stopped. However, the OSC pin state (normal or sleep mode) is determined
after the SP control data bit is transferred.
• COMMON DRIVER, SEGMENT DRIVER & LATCH
Reset is applied and the display is turned off. However, display data can be input to the latch circuit in this state.
• CONTRAST ADJUSTER
Reset is applied and operation of the display contrast adjustment circuit is disabled. After that, once CT0 to CT3
and CTC in the control data have been transferred to the IC it will then be possible to set the display contrast.
• KEY SCAN, KEY BUFFER
Reset is applied, these circuits are forcibly initialized internally, and key scan operation is disabled. Also, the key
data is all set to 0. After that, once KC1 to KC6 in the control data have been transferred to the IC it will then be
possible to perform key scan operations.
• GENERAL PORT
Reset is applied and the states of the general-purpose output ports are held fixed at the low level (VSS).
• CCB INTERFACE, SHIFT REGISTER, CONTROL REGISTER
Since serial data transfer is possible, these circuits are not reset.
3. Output pin states during the system reset
Output pin
State during reset
S1 to S60
COM1 to COM10
KS1 to KS6
P1 to P4
DO
L(VLCD4)
L(VLCD4)
L(VSS)
L(VSS)
H *5
Note: *5. Since this output pin is an open-drain output, a pull-up resistor of between 1k
Ω and 10 kΩ is required.
This pin is held at the high level even if a key data read operation is performed before the KC1 to KC6
control data has been transferred to the IC.
VLCD
VLCD0
VLCD1
VLCD2
VLCD3
VLCD4
VDD
VSS
TEST
CONTRAST
ADJUSTER
GENERAL
PORT
COMMON
DRIVER
CONTROL
REGISTER
CLOCK
GENERATOR
VDET
CCB INTERFACE
KEY BUFFER
KEY SCAN
SHIFT REGISTER
SEGMENT DRIVER & LATCH
A12921
Blocks that are reset


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn